JPS6211749B2 - - Google Patents
Info
- Publication number
- JPS6211749B2 JPS6211749B2 JP10902979A JP10902979A JPS6211749B2 JP S6211749 B2 JPS6211749 B2 JP S6211749B2 JP 10902979 A JP10902979 A JP 10902979A JP 10902979 A JP10902979 A JP 10902979A JP S6211749 B2 JPS6211749 B2 JP S6211749B2
- Authority
- JP
- Japan
- Prior art keywords
- memory card
- address
- address information
- information
- capacity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 7
- 238000005476 soldering Methods 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10902979A JPS5633749A (en) | 1979-08-29 | 1979-08-29 | Address control device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10902979A JPS5633749A (en) | 1979-08-29 | 1979-08-29 | Address control device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5633749A JPS5633749A (en) | 1981-04-04 |
JPS6211749B2 true JPS6211749B2 (ko) | 1987-03-14 |
Family
ID=14499792
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10902979A Granted JPS5633749A (en) | 1979-08-29 | 1979-08-29 | Address control device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5633749A (ko) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6027400Y2 (ja) * | 1982-10-26 | 1985-08-19 | 株式会社東芝 | 電子複写装置 |
JP5070507B2 (ja) * | 2005-12-27 | 2012-11-14 | 株式会社大一商会 | 遊技機 |
JP2008200417A (ja) * | 2007-02-22 | 2008-09-04 | Toyomaru Industry Co Ltd | 遊技機用制御装置及び当該遊技機用制御装置を備えた遊技機 |
JP5083754B2 (ja) * | 2007-03-09 | 2012-11-28 | 豊丸産業株式会社 | 遊技機用制御装置及び当該遊技機用制御装置を備えた遊技機 |
-
1979
- 1979-08-29 JP JP10902979A patent/JPS5633749A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5633749A (en) | 1981-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7093066B2 (en) | Method for bus capacitance reduction | |
US7184292B2 (en) | High speed data bus | |
US6414868B1 (en) | Memory expansion module including multiple memory banks and a bank control circuit | |
US6324114B1 (en) | Semiconductor memory device using a plurality of semiconductor memory chips mounted in one system and a semiconductor memory system using a plurality of semiconductor memory devices | |
US5249160A (en) | SRAM with an address and data multiplexer | |
KR950002162B1 (ko) | Cpu 로직의 자동 절환 장치 | |
JPS634492A (ja) | 半導体記憶装置 | |
US6272053B1 (en) | Semiconductor device with common pin for address and data | |
JPH10116232A (ja) | メモリシステム | |
US6393378B2 (en) | Circuit and method for specifying performance parameters in integrated circuits | |
JPS6211749B2 (ko) | ||
US5202968A (en) | Expansion system | |
US6313655B1 (en) | Semiconductor component and method for testing and operating a semiconductor component | |
JP2821298B2 (ja) | 半導体メモリ装置 | |
US20050073033A1 (en) | Semiconductor memory device | |
JPS6159697A (ja) | ゲ−トアレイ | |
JPH11283361A (ja) | 記憶装置 | |
KR100336434B1 (ko) | 결함 메모리를 이용한 정상적인 메모리 시스템 구현 방법 | |
JPH02245840A (ja) | 記憶装置 | |
KR100542339B1 (ko) | 메모리 확장장치 | |
KR200266904Y1 (ko) | 메모리모듈의 인쇄회로기판 | |
JPH0116193Y2 (ko) | ||
KR970005649B1 (ko) | 결함 디램의 재이용법 | |
JPH0352160B2 (ko) | ||
KR850000710B1 (ko) | 일정번지수 영역을 공통으로 사용하는 다수 메모리뱅크 시스템 |