JPS5633749A - Address control device - Google Patents

Address control device

Info

Publication number
JPS5633749A
JPS5633749A JP10902979A JP10902979A JPS5633749A JP S5633749 A JPS5633749 A JP S5633749A JP 10902979 A JP10902979 A JP 10902979A JP 10902979 A JP10902979 A JP 10902979A JP S5633749 A JPS5633749 A JP S5633749A
Authority
JP
Japan
Prior art keywords
memory card
information
terminal
words
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10902979A
Other languages
Japanese (ja)
Other versions
JPS6211749B2 (en
Inventor
Koichi Aida
Toyoshi Yamada
Koji Matsumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10902979A priority Critical patent/JPS5633749A/en
Publication of JPS5633749A publication Critical patent/JPS5633749A/en
Publication of JPS6211749B2 publication Critical patent/JPS6211749B2/ja
Granted legal-status Critical Current

Links

Abstract

PURPOSE: To ensure an automatic switching of the address information in accordance with the replacement of the memory cards, by incorporating the capacity information showing the memory capacity of the memory card into the memory card and then selecting automatically the address information according to the capacity information.
CONSTITUTION: The address information A0 and A1 supplied from the CPU are applied to the input terminals 1 and 2 each of the address control device. Here A0 shows the address signal 214 to be supplied to the memory card of 1 but and 32K words; while A1 shows the signal 215 to be supplied to the memory card of 1 bit and 32K words respectively. And the information "0" is applied to the terminal 12 in case the memory card of 32K words is packaged, and the AND circuit 3 conducts via the inverter 6 to deliver the signal A0 to the terminal 8 via the OR circuit 7. On the other hand, the information "1" is applied to the terminal 12 in case the memory card of 64K words is pakaged. And the signal A1 is delivered to the terminal 8. Thus the address information can be switched automatically in accordance with the replacement of the memory cards.
COPYRIGHT: (C)1981,JPO&Japio
JP10902979A 1979-08-29 1979-08-29 Address control device Granted JPS5633749A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10902979A JPS5633749A (en) 1979-08-29 1979-08-29 Address control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10902979A JPS5633749A (en) 1979-08-29 1979-08-29 Address control device

Publications (2)

Publication Number Publication Date
JPS5633749A true JPS5633749A (en) 1981-04-04
JPS6211749B2 JPS6211749B2 (en) 1987-03-14

Family

ID=14499792

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10902979A Granted JPS5633749A (en) 1979-08-29 1979-08-29 Address control device

Country Status (1)

Country Link
JP (1) JPS5633749A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59101253U (en) * 1982-10-26 1984-07-07 株式会社東芝 electronic copying device
JP2007175211A (en) * 2005-12-27 2007-07-12 Daiman:Kk Game machine
JP2008200417A (en) * 2007-02-22 2008-09-04 Toyomaru Industry Co Ltd Game control device, and game machine equipped with the game control device
JP2008220446A (en) * 2007-03-09 2008-09-25 Toyomaru Industry Co Ltd Controller for game machine, and game machine with the controller for the game machine

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59101253U (en) * 1982-10-26 1984-07-07 株式会社東芝 electronic copying device
JPS6027400Y2 (en) * 1982-10-26 1985-08-19 株式会社東芝 electronic copying device
JP2007175211A (en) * 2005-12-27 2007-07-12 Daiman:Kk Game machine
JP2008200417A (en) * 2007-02-22 2008-09-04 Toyomaru Industry Co Ltd Game control device, and game machine equipped with the game control device
JP2008220446A (en) * 2007-03-09 2008-09-25 Toyomaru Industry Co Ltd Controller for game machine, and game machine with the controller for the game machine

Also Published As

Publication number Publication date
JPS6211749B2 (en) 1987-03-14

Similar Documents

Publication Publication Date Title
GB2179220B (en) Power-on reset circuit arrangements
JPS5332633A (en) Information processing unit
JPS5633749A (en) Address control device
JPS6420143A (en) Data input/output device controlled by processor
JPS5676865A (en) Microprocessor system
JPS6453648A (en) Communication processing method and device therefor
JPS5685130A (en) Rom access circuit
JPS577690A (en) Initial program loading system
JPS57103187A (en) Semiconductor storage element
JPS5710846A (en) Information processing equipment
JPS5542308A (en) Semiconductor memory unit
JPS57146678A (en) Printer with format control storage mechanism
JPS5650423A (en) Initial value set system in information processor
JPS54102938A (en) Pattern generator for logic circuit test
JPS5291334A (en) Multi-access memory method and memory chips therefor
JPS5475949A (en) Memory unit
JPS57190277A (en) Testing system of intelligential printed board
JPS6491235A (en) Control system for counter circuit
JPS5745659A (en) Memory address managing device
JPS54146542A (en) Priority deciding device
JPS5525184A (en) Information processor
JPS5447538A (en) Channel device
JPS5384437A (en) Control system for test pattern generation
JPS5760445A (en) Processing system of micro-instruction
JPS6443891A (en) Semiconductor memory device