JPS62115553A - バッファストレイジ無効化処理方式 - Google Patents

バッファストレイジ無効化処理方式

Info

Publication number
JPS62115553A
JPS62115553A JP60255941A JP25594185A JPS62115553A JP S62115553 A JPS62115553 A JP S62115553A JP 60255941 A JP60255941 A JP 60255941A JP 25594185 A JP25594185 A JP 25594185A JP S62115553 A JPS62115553 A JP S62115553A
Authority
JP
Japan
Prior art keywords
request
read
read request
processor
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60255941A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0415496B2 (enExample
Inventor
Motoyoshi Hirose
元義 廣瀬
Koichi Inoue
浩一 井上
Kazuhiro Hara
一広 原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60255941A priority Critical patent/JPS62115553A/ja
Publication of JPS62115553A publication Critical patent/JPS62115553A/ja
Publication of JPH0415496B2 publication Critical patent/JPH0415496B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP60255941A 1985-11-15 1985-11-15 バッファストレイジ無効化処理方式 Granted JPS62115553A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60255941A JPS62115553A (ja) 1985-11-15 1985-11-15 バッファストレイジ無効化処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60255941A JPS62115553A (ja) 1985-11-15 1985-11-15 バッファストレイジ無効化処理方式

Publications (2)

Publication Number Publication Date
JPS62115553A true JPS62115553A (ja) 1987-05-27
JPH0415496B2 JPH0415496B2 (enExample) 1992-03-18

Family

ID=17285699

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60255941A Granted JPS62115553A (ja) 1985-11-15 1985-11-15 バッファストレイジ無効化処理方式

Country Status (1)

Country Link
JP (1) JPS62115553A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63253448A (ja) * 1987-04-10 1988-10-20 Hitachi Ltd マルチ計算機装置
JPH01196642A (ja) * 1988-02-01 1989-08-08 Fujitsu Ltd キャッシュ無効化制御方式
JPH0245848A (ja) * 1988-08-06 1990-02-15 Fujitsu Ltd 情報処理装置のバッファ無効化処理方式

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5160124A (enExample) * 1974-11-21 1976-05-25 Hitachi Ltd
JPS54134529A (en) * 1978-04-11 1979-10-19 Hitachi Ltd Information processing system
JPS6045872A (ja) * 1983-08-23 1985-03-12 Mitsubishi Electric Corp 高速緩衝記憶装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5160124A (enExample) * 1974-11-21 1976-05-25 Hitachi Ltd
JPS54134529A (en) * 1978-04-11 1979-10-19 Hitachi Ltd Information processing system
JPS6045872A (ja) * 1983-08-23 1985-03-12 Mitsubishi Electric Corp 高速緩衝記憶装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63253448A (ja) * 1987-04-10 1988-10-20 Hitachi Ltd マルチ計算機装置
JPH01196642A (ja) * 1988-02-01 1989-08-08 Fujitsu Ltd キャッシュ無効化制御方式
JPH0245848A (ja) * 1988-08-06 1990-02-15 Fujitsu Ltd 情報処理装置のバッファ無効化処理方式

Also Published As

Publication number Publication date
JPH0415496B2 (enExample) 1992-03-18

Similar Documents

Publication Publication Date Title
US20130080709A1 (en) System and Method for Performing Memory Operations In A Computing System
KR960011613A (ko) 데이터 처리장치
EP0750258A2 (en) Memory state recovering apparatus
US12086065B2 (en) Computing system with direct invalidation in a hierarchical cache structure based on at least one designated key identification code
JPH02166539A (ja) フェッチ方法
JPH01290050A (ja) バッファ記憶装置
US11971821B2 (en) Computing system with write-back and invalidation in a hierarchical cache structure based on at least one designated key identification code
JPS60124754A (ja) バッファ記憶制御装置
KR900007135B1 (ko) 우선 선택회로를 갖는 바퍼 스토리지 제어 시스템
JP3723243B2 (ja) プロセッサ装置及びその制御方法
US6594732B1 (en) Computer system with memory system in which cache memory is kept clean
JPS62115553A (ja) バッファストレイジ無効化処理方式
KR940007686A (ko) 캐시(Cache) 메모리를 가지는 프로세서(Processor)
JP3147456B2 (ja) キャッシュメモリシステム
JPH0133856B2 (enExample)
JP2883335B2 (ja) 情報処理装置
JP2000181790A (ja) メモリ更新履歴保存装置
JPS6391756A (ja) 記憶装置の部分書き込み命令処理方式
TW399176B (en) Microprocessor access control unit upon fetching address queue
JPH0553912A (ja) キヤツシユメモリの制御方法
JPS63240651A (ja) キヤツシユメモリ
JPH02259945A (ja) ストア処理方式
JP2910131B2 (ja) レジスタファイル
JPS5842546B2 (ja) ストア制御方式
JPH10154115A (ja) キャッシュ付きｌａｎコントローラを備えた情報処理装置