JPS62108545A - プリント基板型パッケ−ジ - Google Patents
プリント基板型パッケ−ジInfo
- Publication number
- JPS62108545A JPS62108545A JP60248654A JP24865485A JPS62108545A JP S62108545 A JPS62108545 A JP S62108545A JP 60248654 A JP60248654 A JP 60248654A JP 24865485 A JP24865485 A JP 24865485A JP S62108545 A JPS62108545 A JP S62108545A
- Authority
- JP
- Japan
- Prior art keywords
- adhesive
- substrate
- lid
- cover body
- adhesives
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
- H10W76/60—Seals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
- H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Packages (AREA)
- Casings For Electric Apparatus (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60248654A JPS62108545A (ja) | 1985-11-06 | 1985-11-06 | プリント基板型パッケ−ジ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60248654A JPS62108545A (ja) | 1985-11-06 | 1985-11-06 | プリント基板型パッケ−ジ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62108545A true JPS62108545A (ja) | 1987-05-19 |
| JPH0353779B2 JPH0353779B2 (enFirst) | 1991-08-16 |
Family
ID=17181339
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60248654A Granted JPS62108545A (ja) | 1985-11-06 | 1985-11-06 | プリント基板型パッケ−ジ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62108545A (enFirst) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH045664U (enFirst) * | 1990-04-27 | 1992-01-20 | ||
| JPH0465451U (enFirst) * | 1990-10-18 | 1992-06-08 | ||
| US5889323A (en) * | 1996-08-19 | 1999-03-30 | Nec Corporation | Semiconductor package and method of manufacturing the same |
-
1985
- 1985-11-06 JP JP60248654A patent/JPS62108545A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH045664U (enFirst) * | 1990-04-27 | 1992-01-20 | ||
| JPH0465451U (enFirst) * | 1990-10-18 | 1992-06-08 | ||
| US5889323A (en) * | 1996-08-19 | 1999-03-30 | Nec Corporation | Semiconductor package and method of manufacturing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0353779B2 (enFirst) | 1991-08-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5596225A (en) | Leadframe for an integrated circuit package which electrically interconnects multiple integrated circuit die | |
| JP4516320B2 (ja) | Led基板 | |
| KR970077556A (ko) | 적층형 반도체 패키지 | |
| WO1985002515A1 (fr) | Carte de circuit imprime permettant de monter un element electronique et son procede de fabrication | |
| KR930017153A (ko) | 반도체 장치 | |
| KR970063688A (ko) | 패턴닝된 리드프레임을 이용한 멀티 칩 패키지 | |
| KR930024140A (ko) | 반도체장치 및 그 제조방법 | |
| KR980006167A (ko) | 버텀리드 반도체 패키지 | |
| US20030136582A1 (en) | Substrate board structure | |
| JPS62108545A (ja) | プリント基板型パッケ−ジ | |
| US20210111109A1 (en) | Flat no-lead package with surface mounted structure | |
| JPS63308943A (ja) | 半導体装置 | |
| US5256903A (en) | Plastic encapsulated semiconductor device | |
| KR20020057798A (ko) | 칩 캐리어 조합체 | |
| JPH01261247A (ja) | 低融点ガラス接着による接合体の製造方法,及び接着体 | |
| JPH0240936A (ja) | 半導体装置のパッケージ | |
| JPH04179255A (ja) | Lcc型半導体装置およびその製造方法 | |
| JP2962575B2 (ja) | 半導体装置 | |
| JP2790675B2 (ja) | リードフレーム | |
| JPH056714Y2 (enFirst) | ||
| JPS61150356A (ja) | 樹脂封止型半導体装置の平面実装形態 | |
| KR100525091B1 (ko) | 반도체 패키지 | |
| KR20010051250A (ko) | 성형 패키지 | |
| JPH03273667A (ja) | 樹脂封止型混成集積回路 | |
| KR20010066463A (ko) | 적층 패키지 및 그 제조 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |