JPS6190254A - ワ−クステ−シヨン統合方式 - Google Patents

ワ−クステ−シヨン統合方式

Info

Publication number
JPS6190254A
JPS6190254A JP59211733A JP21173384A JPS6190254A JP S6190254 A JPS6190254 A JP S6190254A JP 59211733 A JP59211733 A JP 59211733A JP 21173384 A JP21173384 A JP 21173384A JP S6190254 A JPS6190254 A JP S6190254A
Authority
JP
Japan
Prior art keywords
station
host computer
remote
slave station
remote batch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59211733A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0142018B2 (enExample
Inventor
Shinichi Suzuki
伸一 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59211733A priority Critical patent/JPS6190254A/ja
Publication of JPS6190254A publication Critical patent/JPS6190254A/ja
Publication of JPH0142018B2 publication Critical patent/JPH0142018B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/161—Computing infrastructure, e.g. computer clusters, blade chassis or hardware partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
JP59211733A 1984-10-09 1984-10-09 ワ−クステ−シヨン統合方式 Granted JPS6190254A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59211733A JPS6190254A (ja) 1984-10-09 1984-10-09 ワ−クステ−シヨン統合方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59211733A JPS6190254A (ja) 1984-10-09 1984-10-09 ワ−クステ−シヨン統合方式

Publications (2)

Publication Number Publication Date
JPS6190254A true JPS6190254A (ja) 1986-05-08
JPH0142018B2 JPH0142018B2 (enExample) 1989-09-08

Family

ID=16610688

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59211733A Granted JPS6190254A (ja) 1984-10-09 1984-10-09 ワ−クステ−シヨン統合方式

Country Status (1)

Country Link
JP (1) JPS6190254A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6320650A (ja) * 1986-07-15 1988-01-28 Nec Corp Ｔｓｓコマンドバツチジヨブ処理方式
JPH01259957A (ja) * 1988-04-12 1989-10-17 Ricoh Co Ltd 液体噴射記録ヘッド

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6320650A (ja) * 1986-07-15 1988-01-28 Nec Corp Ｔｓｓコマンドバツチジヨブ処理方式
JPH01259957A (ja) * 1988-04-12 1989-10-17 Ricoh Co Ltd 液体噴射記録ヘッド

Also Published As

Publication number Publication date
JPH0142018B2 (enExample) 1989-09-08

Similar Documents

Publication Publication Date Title
US6704824B1 (en) Universal serial bus adapter with automatic installation
EP0106349B1 (en) Method and apparatus for controlling a time-sharing computer system
JP2863295B2 (ja) 通信機能付き情報処理装置
JPH02189670A (ja) コンピュータ・システムのインターロック方法
JPS6190254A (ja) ワ−クステ−シヨン統合方式
CA2417040A1 (en) Universal serial bus adapter with automatic installation
JP2746123B2 (ja) ゲートウェイシステム
JPS63238619A (ja) 端末状態制御方式
JPH04346136A (ja) 仮想命令プロセッサ構成制御方法
JPS6365550A (ja) 端末装置プログラムロ−ド方式
JPS63273152A (ja) 実行ジョブ制御方式
JPH01108669A (ja) 分散処理システム
JPH022447A (ja) 端末エミュレータ
JPS584428A (ja) 仮想計算機
JPS593660A (ja) フアイル転送処理方式
JPH03266064A (ja) プログラム構成方法およびそのための装置
JPH06230940A (ja) プログラム制御装置
JPH03113506A (ja) プログラム管理方式
JPH0456347B2 (enExample)
JPS6263358A (ja) プログラムおよびデ−タの転送方式
JPH0644777B2 (ja) デ−タ通信システム
JPS62243048A (ja) ワ−クステ−シヨンシステム
JPH0498401A (ja) プログラマブルコントローラ
JPH0426503B2 (enExample)
JPH04373051A (ja) 仮想端末装置