JPS6161393B2 - - Google Patents

Info

Publication number
JPS6161393B2
JPS6161393B2 JP55054860A JP5486080A JPS6161393B2 JP S6161393 B2 JPS6161393 B2 JP S6161393B2 JP 55054860 A JP55054860 A JP 55054860A JP 5486080 A JP5486080 A JP 5486080A JP S6161393 B2 JPS6161393 B2 JP S6161393B2
Authority
JP
Japan
Prior art keywords
signal
pair
synchronization signal
responsive
period
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55054860A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55156989A (en
Inventor
Aaru Watokinsu Richaado
Ei Sureitaa Richiido
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Original Assignee
HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc filed Critical HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Publication of JPS55156989A publication Critical patent/JPS55156989A/ja
Publication of JPS6161393B2 publication Critical patent/JPS6161393B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/12—Synchronisation between the display unit and other units, e.g. other display units, video-disc players

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Digital Computer Display Output (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
JP5486080A 1979-04-30 1980-04-24 Synchronization system for two crt controller Granted JPS55156989A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/034,833 US4342989A (en) 1979-04-30 1979-04-30 Dual CRT control unit synchronization system

Publications (2)

Publication Number Publication Date
JPS55156989A JPS55156989A (en) 1980-12-06
JPS6161393B2 true JPS6161393B2 (enExample) 1986-12-25

Family

ID=21878890

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5486080A Granted JPS55156989A (en) 1979-04-30 1980-04-24 Synchronization system for two crt controller

Country Status (6)

Country Link
US (1) US4342989A (enExample)
JP (1) JPS55156989A (enExample)
AU (1) AU532974B2 (enExample)
BE (1) BE883034A (enExample)
CA (1) CA1155983A (enExample)
DE (1) DE3016299C2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR930001466B1 (ko) * 1990-09-04 1993-02-27 삼성전자 주식회사 비데오 카드의 동기신호 극성 변환회로

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3757306A (en) * 1971-08-31 1973-09-04 Texas Instruments Inc Computing systems cpu
US3916402A (en) * 1973-12-17 1975-10-28 Ibm Synchronization of display frames with primary power source
US3930250A (en) * 1974-05-06 1975-12-30 Vydec Inc Synchronizing system for refresh memory
US3961133A (en) * 1974-05-24 1976-06-01 The Singer Company Method and apparatus for combining video images with proper occlusion
US4156254A (en) * 1976-02-19 1979-05-22 Burroughs Corporation Power line synchronization of CRT raster scan

Also Published As

Publication number Publication date
BE883034A (fr) 1980-08-18
JPS55156989A (en) 1980-12-06
AU532974B2 (en) 1983-10-20
DE3016299C2 (de) 1985-06-05
AU5767380A (en) 1980-11-06
US4342989A (en) 1982-08-03
CA1155983A (en) 1983-10-25
DE3016299A1 (de) 1980-11-06

Similar Documents

Publication Publication Date Title
US5072420A (en) FIFO control architecture and method for buffer memory access arbitration
US4368514A (en) Multi-processor system
US4769762A (en) Control device for writing for multi-window display
US4249172A (en) Row address linking control system for video display terminal
US4626837A (en) Display interface apparatus
US4597054A (en) Arbiter circuit and method
KR0160802B1 (ko) 비디오 램 내에서의 자기-타이밍 조절되는 실시간 데이터 전송방법 및 장치
US5319388A (en) VGA controlled having frame buffer memory arbitration and method therefor
JPS5987569A (ja) デ−タ自動連続処理回路
US5542110A (en) DMA controller which releases buses to external devices without relinquishing the bus utility right
KR100288177B1 (ko) 메모리 액세스 제어 회로
JPH0622008B2 (ja) 同期化回路
JPS6161393B2 (enExample)
JP2557077B2 (ja) 同期アクセス方式のキヤラクタ表示システム
US6587932B2 (en) Processor and system for controlling shared access to a memory
JPS62135881A (ja) 画像表示装置
US5325515A (en) Single-component memory controller utilizing asynchronous state machines
JP2634583B2 (ja) データ転送方法
JPS6213689B2 (enExample)
KR960016740B1 (ko) 그래픽스 시스템
JP3011481B2 (ja) サイクルスチル回路
JPH052877A (ja) 映像表示メモリアクセス方式
KR900004014Y1 (ko) 디램 리프레쉬 회로
JPH0474745B2 (enExample)
JPH01258152A (ja) メモリ制御装置