CA1155983A - Dual crt control unit synchronization system - Google Patents

Dual crt control unit synchronization system

Info

Publication number
CA1155983A
CA1155983A CA000347494A CA347494A CA1155983A CA 1155983 A CA1155983 A CA 1155983A CA 000347494 A CA000347494 A CA 000347494A CA 347494 A CA347494 A CA 347494A CA 1155983 A CA1155983 A CA 1155983A
Authority
CA
Canada
Prior art keywords
signal
pair
system clock
clock signal
responsive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000347494A
Other languages
English (en)
French (fr)
Inventor
Richard R. Watkins
Richard A. Slater
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Inc filed Critical Honeywell Information Systems Inc
Application granted granted Critical
Publication of CA1155983A publication Critical patent/CA1155983A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/12—Synchronisation between the display unit and other units, e.g. other display units, video-disc players

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Digital Computer Display Output (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
CA000347494A 1979-04-30 1980-03-12 Dual crt control unit synchronization system Expired CA1155983A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/034,833 US4342989A (en) 1979-04-30 1979-04-30 Dual CRT control unit synchronization system
US034,833 1979-04-30

Publications (1)

Publication Number Publication Date
CA1155983A true CA1155983A (en) 1983-10-25

Family

ID=21878890

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000347494A Expired CA1155983A (en) 1979-04-30 1980-03-12 Dual crt control unit synchronization system

Country Status (6)

Country Link
US (1) US4342989A (enExample)
JP (1) JPS55156989A (enExample)
AU (1) AU532974B2 (enExample)
BE (1) BE883034A (enExample)
CA (1) CA1155983A (enExample)
DE (1) DE3016299C2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR930001466B1 (ko) * 1990-09-04 1993-02-27 삼성전자 주식회사 비데오 카드의 동기신호 극성 변환회로

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3757306A (en) * 1971-08-31 1973-09-04 Texas Instruments Inc Computing systems cpu
US3916402A (en) * 1973-12-17 1975-10-28 Ibm Synchronization of display frames with primary power source
US3930250A (en) * 1974-05-06 1975-12-30 Vydec Inc Synchronizing system for refresh memory
US3961133A (en) * 1974-05-24 1976-06-01 The Singer Company Method and apparatus for combining video images with proper occlusion
US4156254A (en) * 1976-02-19 1979-05-22 Burroughs Corporation Power line synchronization of CRT raster scan

Also Published As

Publication number Publication date
BE883034A (fr) 1980-08-18
JPS55156989A (en) 1980-12-06
AU532974B2 (en) 1983-10-20
DE3016299C2 (de) 1985-06-05
AU5767380A (en) 1980-11-06
JPS6161393B2 (enExample) 1986-12-25
US4342989A (en) 1982-08-03
DE3016299A1 (de) 1980-11-06

Similar Documents

Publication Publication Date Title
US4626837A (en) Display interface apparatus
US4368514A (en) Multi-processor system
EP0167827A2 (en) Interrupt level sharing circuit
KR940005346B1 (ko) 연속하는 판독/기록 신호들간의 타이밍 분리를 보장하는 컴퓨터 시스템 및 방법
CA1172386A (en) Synchronization of crt controller chips
US4418343A (en) CRT Refresh memory system
CA1202730A (en) Memory access control apparatus
EP0589499A1 (en) A multistation communication bus system, and a master station and a slave station for use in such system
US4394650A (en) Graphic and data character video display system
JPS5987569A (ja) デ−タ自動連続処理回路
US5689660A (en) Enhanced peripheral component interconnect bus protocol
US5748902A (en) Polarity switched data bus for reduced electromagnetic interference
CA1155983A (en) Dual crt control unit synchronization system
JPS58502027A (ja) 低デ−タ転送率の直列入出力インタ−フェイスをモニタするようにされた周辺装置
CA1124876A (en) Split system bus cycle for direct memory access of peripherals in a cathode ray tube display system
CA1196405A (en) Apparatus for synchronizing a stream of data bits received over a single coaxial conductor
US4398190A (en) Character generator display system
US5928346A (en) Method for enhanced peripheral component interconnect bus split data transfer
US4468753A (en) Input/output buffer circuitry
GB1369463A (en) Communications systems
KR890006187Y1 (ko) 비디오 램의 데이터 기입회로
JPS6213689B2 (enExample)
JPH05333805A (ja) ディスプレイ制御装置
CA1315889C (en) Computer workstation with interrupt signaling arrangement
JPS59226937A (ja) ビデオメモリへのインタフエ−ス回路

Legal Events

Date Code Title Description
MKEX Expiry