JPS6154555A - チャネル処理装置 - Google Patents

チャネル処理装置

Info

Publication number
JPS6154555A
JPS6154555A JP17603084A JP17603084A JPS6154555A JP S6154555 A JPS6154555 A JP S6154555A JP 17603084 A JP17603084 A JP 17603084A JP 17603084 A JP17603084 A JP 17603084A JP S6154555 A JPS6154555 A JP S6154555A
Authority
JP
Japan
Prior art keywords
register
data
channel
storage device
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17603084A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0439701B2 (cs
Inventor
Seiichi Shimizu
誠一 清水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17603084A priority Critical patent/JPS6154555A/ja
Publication of JPS6154555A publication Critical patent/JPS6154555A/ja
Publication of JPH0439701B2 publication Critical patent/JPH0439701B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Information Transfer Systems (AREA)
JP17603084A 1984-08-24 1984-08-24 チャネル処理装置 Granted JPS6154555A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17603084A JPS6154555A (ja) 1984-08-24 1984-08-24 チャネル処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17603084A JPS6154555A (ja) 1984-08-24 1984-08-24 チャネル処理装置

Publications (2)

Publication Number Publication Date
JPS6154555A true JPS6154555A (ja) 1986-03-18
JPH0439701B2 JPH0439701B2 (cs) 1992-06-30

Family

ID=16006498

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17603084A Granted JPS6154555A (ja) 1984-08-24 1984-08-24 チャネル処理装置

Country Status (1)

Country Link
JP (1) JPS6154555A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017027437A (ja) * 2015-07-24 2017-02-02 株式会社デンソー 電子装置及び車両診断システム

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5276837A (en) * 1975-12-22 1977-06-28 Fujitsu Ltd Buffer register transfer control
JPS57109023A (en) * 1980-12-26 1982-07-07 Fujitsu Ltd Channel device
JPS58107937A (ja) * 1981-12-22 1983-06-27 Fujitsu Ltd チヤネル制御方式

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5276837A (en) * 1975-12-22 1977-06-28 Fujitsu Ltd Buffer register transfer control
JPS57109023A (en) * 1980-12-26 1982-07-07 Fujitsu Ltd Channel device
JPS58107937A (ja) * 1981-12-22 1983-06-27 Fujitsu Ltd チヤネル制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017027437A (ja) * 2015-07-24 2017-02-02 株式会社デンソー 電子装置及び車両診断システム

Also Published As

Publication number Publication date
JPH0439701B2 (cs) 1992-06-30

Similar Documents

Publication Publication Date Title
JP3688835B2 (ja) データ記憶システム及び同システムに適用するデータ転送方法
EP0464848B1 (en) Structure for enabling direct memory-to-memory transfer
JPS6154555A (ja) チャネル処理装置
JPH0221619B2 (cs)
JPS6242306B2 (cs)
JPH0149972B2 (cs)
JPS5936773B2 (ja) ロ−カルバ−スト転送制御方式
JP3024686B2 (ja) 記憶サブシステム
SU590725A2 (ru) Мультиплексный канал
JPS58181134A (ja) デ−タ転送回路
JPH0426744B2 (cs)
JPH02294755A (ja) データ処理装置
JPS60136853A (ja) デ−タ転送方式
JP2826780B2 (ja) データ転送方法
JPS6028022B2 (ja) 入出力処理装置
JPS5917447B2 (ja) デ−タチヤネル装置
JPH05173936A (ja) データ転送処理装置
JPS6389951A (ja) キヤツシユメモリ装置
JPH1185683A (ja) 情報処理装置
JPS60241151A (ja) メモリアクセス制御装置
JPS6383854A (ja) デ−タ転送回路
JPS6356748A (ja) アドレス変換バツフア制御方式
JPH01134654A (ja) 情報転送方式
JPS6131899B2 (cs)
JPS6378260A (ja) 入出力装置制御方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees