JPS6154290B2 - - Google Patents
Info
- Publication number
- JPS6154290B2 JPS6154290B2 JP53056762A JP5676278A JPS6154290B2 JP S6154290 B2 JPS6154290 B2 JP S6154290B2 JP 53056762 A JP53056762 A JP 53056762A JP 5676278 A JP5676278 A JP 5676278A JP S6154290 B2 JPS6154290 B2 JP S6154290B2
- Authority
- JP
- Japan
- Prior art keywords
- array
- wiring
- output
- logic
- lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5676278A JPS54148360A (en) | 1978-05-12 | 1978-05-12 | Logic array circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5676278A JPS54148360A (en) | 1978-05-12 | 1978-05-12 | Logic array circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS54148360A JPS54148360A (en) | 1979-11-20 |
| JPS6154290B2 true JPS6154290B2 (cg-RX-API-DMAC7.html) | 1986-11-21 |
Family
ID=13036498
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5676278A Granted JPS54148360A (en) | 1978-05-12 | 1978-05-12 | Logic array circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS54148360A (cg-RX-API-DMAC7.html) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3975623A (en) * | 1974-12-30 | 1976-08-17 | Ibm Corporation | Logic array with multiple readout tables |
| US3987287A (en) * | 1974-12-30 | 1976-10-19 | International Business Machines Corporation | High density logic array |
-
1978
- 1978-05-12 JP JP5676278A patent/JPS54148360A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS54148360A (en) | 1979-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5851451B2 (ja) | ロンリジツコウソウチ | |
| JPH0558579B2 (cg-RX-API-DMAC7.html) | ||
| US4727268A (en) | Logic circuitry having two programmable interconnection arrays | |
| JPH11317501A (ja) | リ―ドオンリメモリ及びその製造方法及びリ―ドオンリメモリ読み出し方法 | |
| US4564773A (en) | Semiconductor gate array device having an improved interconnection structure | |
| KR900008017B1 (ko) | 1칩 마이크로 컴퓨터의 제조방법 | |
| JPH0519989B2 (cg-RX-API-DMAC7.html) | ||
| JP2542706B2 (ja) | ダイナミックram | |
| JPS58182242A (ja) | 半導体集積回路装置 | |
| JPS59163837A (ja) | 半導体集積回路 | |
| JPS6154290B2 (cg-RX-API-DMAC7.html) | ||
| JP2685037B2 (ja) | セラミックケース | |
| US5566080A (en) | Method and apparatus for designing semiconductor device | |
| KR19990088410A (ko) | 반도체장치 | |
| JPS60206042A (ja) | セミ・カスタム集積回路 | |
| JPS61274339A (ja) | Ram搭載のゲ−ト・アレ− | |
| JP2534652B2 (ja) | 半導体集積回路 | |
| JPH0677445A (ja) | マスタスライス方式集積回路 | |
| JPH0927603A (ja) | マスタスライス型ゲートアレイ | |
| JP3132604B2 (ja) | 半導体集積回路装置 | |
| JPS59145542A (ja) | 大規模集積回路 | |
| JPH04326209A (ja) | プログラマブル論理素子 | |
| JPS6074547A (ja) | 半導体集積回路 | |
| JPH0719478B2 (ja) | 半導体メモリ | |
| JP2776513B2 (ja) | 半導体集積回路 |