JPS54148360A - Logic array circuit - Google Patents
Logic array circuitInfo
- Publication number
- JPS54148360A JPS54148360A JP5676278A JP5676278A JPS54148360A JP S54148360 A JPS54148360 A JP S54148360A JP 5676278 A JP5676278 A JP 5676278A JP 5676278 A JP5676278 A JP 5676278A JP S54148360 A JPS54148360 A JP S54148360A
- Authority
- JP
- Japan
- Prior art keywords
- array
- logic
- wiring
- utilizing
- row
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 abstract 2
- 238000010586 diagram Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
- H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5676278A JPS54148360A (en) | 1978-05-12 | 1978-05-12 | Logic array circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5676278A JPS54148360A (en) | 1978-05-12 | 1978-05-12 | Logic array circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS54148360A true JPS54148360A (en) | 1979-11-20 |
| JPS6154290B2 JPS6154290B2 (cg-RX-API-DMAC7.html) | 1986-11-21 |
Family
ID=13036498
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5676278A Granted JPS54148360A (en) | 1978-05-12 | 1978-05-12 | Logic array circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS54148360A (cg-RX-API-DMAC7.html) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5178951A (cg-RX-API-DMAC7.html) * | 1974-12-30 | 1976-07-09 | Ibm | |
| JPS5184538A (cg-RX-API-DMAC7.html) * | 1974-12-30 | 1976-07-23 | Ibm |
-
1978
- 1978-05-12 JP JP5676278A patent/JPS54148360A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5178951A (cg-RX-API-DMAC7.html) * | 1974-12-30 | 1976-07-09 | Ibm | |
| JPS5184538A (cg-RX-API-DMAC7.html) * | 1974-12-30 | 1976-07-23 | Ibm |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6154290B2 (cg-RX-API-DMAC7.html) | 1986-11-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS554691A (en) | Tree-type coupled logic circuit | |
| JPS5325324A (en) | Address selection system | |
| JPS5244192A (en) | Optical integrated circuit | |
| JPS54148360A (en) | Logic array circuit | |
| JPS5324742A (en) | Interface monitor | |
| JPS53100745A (en) | Logic circuit | |
| GB1056606A (en) | Piezo-electric ignition devices | |
| JPS5351936A (en) | High speed addition circuit | |
| JPS5342869A (en) | Signal observing apparatus | |
| JPS5684034A (en) | Logic circuit | |
| JPS5580921A (en) | Unifying system for power consumption | |
| JPS547248A (en) | Signal process system | |
| JPS53135520A (en) | Driving circuit of electro-optical display unit | |
| JPS54151339A (en) | Exclusive logical sum array | |
| JPS5390886A (en) | Wiring structure | |
| JPS567129A (en) | Device selection circuit | |
| JPS52150946A (en) | Sequential logical circuit | |
| JPS57203320A (en) | Sequence deciding circuit | |
| JPS54103664A (en) | Digital counter | |
| JPS5311410A (en) | Process for constructing railway circuit | |
| JPS5495161A (en) | False random signal generator circuit | |
| JPS5235901A (en) | Selective station display circuit | |
| JPS5439532A (en) | Input and output circuit of isolation type | |
| JPS5439647A (en) | Optical branching device of optical fibers | |
| JPS57174965A (en) | Signal transmitter |