JPS6148188B2 - - Google Patents
Info
- Publication number
- JPS6148188B2 JPS6148188B2 JP56076330A JP7633081A JPS6148188B2 JP S6148188 B2 JPS6148188 B2 JP S6148188B2 JP 56076330 A JP56076330 A JP 56076330A JP 7633081 A JP7633081 A JP 7633081A JP S6148188 B2 JPS6148188 B2 JP S6148188B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- processing
- control
- signal
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012545 processing Methods 0.000 claims description 72
- 238000012546 transfer Methods 0.000 claims description 49
- 238000012544 monitoring process Methods 0.000 claims description 24
- 238000000034 method Methods 0.000 claims description 10
- 230000008569 process Effects 0.000 claims description 7
- 238000004458 analytical method Methods 0.000 description 17
- 230000005540 biological transmission Effects 0.000 description 7
- 230000001360 synchronised effect Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000007405 data analysis Methods 0.000 description 3
- 101001106432 Homo sapiens Rod outer segment membrane protein 1 Proteins 0.000 description 2
- 102100021424 Rod outer segment membrane protein 1 Human genes 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56076330A JPS57191743A (en) | 1981-05-19 | 1981-05-19 | Data transfer controlling circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56076330A JPS57191743A (en) | 1981-05-19 | 1981-05-19 | Data transfer controlling circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57191743A JPS57191743A (en) | 1982-11-25 |
| JPS6148188B2 true JPS6148188B2 (ko) | 1986-10-23 |
Family
ID=13602336
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56076330A Granted JPS57191743A (en) | 1981-05-19 | 1981-05-19 | Data transfer controlling circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57191743A (ko) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0315515Y2 (ko) * | 1985-03-14 | 1991-04-04 |
-
1981
- 1981-05-19 JP JP56076330A patent/JPS57191743A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0315515Y2 (ko) * | 1985-03-14 | 1991-04-04 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57191743A (en) | 1982-11-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4615017A (en) | Memory controller with synchronous or asynchronous interface | |
| US3701113A (en) | Analyzer for sequencer controller | |
| US20020143512A1 (en) | System simulator, simulation method and simulation program | |
| JPH02227765A (ja) | デジタル・コンピユータのデータ転送装置 | |
| JPH04319753A (ja) | マイクロプロセッサおよび出力バッファ | |
| US4853847A (en) | Data processor with wait control allowing high speed access | |
| JP3601872B2 (ja) | データ処理装置およびそのオペレーション方法 | |
| KR940011041B1 (ko) | 마이크로컴퓨터 | |
| JPS6148188B2 (ko) | ||
| JPH01500065A (ja) | 複数制御ストアを有するミクロプログラム情報処理システムの装置と方法 | |
| JPH03144990A (ja) | メモリ装置 | |
| JPH0143392B2 (ko) | ||
| JP2000155701A (ja) | デバッグ回路 | |
| JPH07248939A (ja) | プロセッサ及びプロセッサシステム | |
| JP2002082813A (ja) | プログラムロジック装置 | |
| JP2544015B2 (ja) | マイクロプログラム処理装置 | |
| JPH1173366A (ja) | ユニファイドメモリアーキテクチャにおけるメモリ制御方法およびメモリ制御装置 | |
| CN117492547A (zh) | 一种芯片中模块复位状态确定方法、装置、系统和介质 | |
| JPS626360A (ja) | メモリ制御回路 | |
| JP2000330877A (ja) | バスモニタ回路 | |
| JPH0695913A (ja) | デバッグ装置 | |
| JPS60147865A (ja) | マルチコンピユ−タシステムの同期制御方法 | |
| JPS6072055A (ja) | プログラマブルコントロ−ラ | |
| JPS62282352A (ja) | バスアクセス制御装置 | |
| JPH04360217A (ja) | カウンタの読出し方法 |