JPS6141431B2 - - Google Patents

Info

Publication number
JPS6141431B2
JPS6141431B2 JP55054577A JP5457780A JPS6141431B2 JP S6141431 B2 JPS6141431 B2 JP S6141431B2 JP 55054577 A JP55054577 A JP 55054577A JP 5457780 A JP5457780 A JP 5457780A JP S6141431 B2 JPS6141431 B2 JP S6141431B2
Authority
JP
Japan
Prior art keywords
control device
priority
controlled devices
multiple control
controlled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55054577A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56152037A (en
Inventor
Makoto Hidaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP5457780A priority Critical patent/JPS56152037A/ja
Publication of JPS56152037A publication Critical patent/JPS56152037A/ja
Publication of JPS6141431B2 publication Critical patent/JPS6141431B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
JP5457780A 1980-04-24 1980-04-24 Multiple controller system Granted JPS56152037A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5457780A JPS56152037A (en) 1980-04-24 1980-04-24 Multiple controller system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5457780A JPS56152037A (en) 1980-04-24 1980-04-24 Multiple controller system

Publications (2)

Publication Number Publication Date
JPS56152037A JPS56152037A (en) 1981-11-25
JPS6141431B2 true JPS6141431B2 (e) 1986-09-16

Family

ID=12974547

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5457780A Granted JPS56152037A (en) 1980-04-24 1980-04-24 Multiple controller system

Country Status (1)

Country Link
JP (1) JPS56152037A (e)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0211634U (e) * 1988-06-30 1990-01-24

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0211634U (e) * 1988-06-30 1990-01-24

Also Published As

Publication number Publication date
JPS56152037A (en) 1981-11-25

Similar Documents

Publication Publication Date Title
KR960006503B1 (ko) 다중-채널 직접메모리 억세스(dma)동작을 인터리브하기 위한 장치 및 그 방법
US4604500A (en) Multiprocessing interrupt arrangement
ES8303746A1 (es) Un aparato controlador de memoria para uso en un sistema de tratamiento de datos
JPS6141431B2 (e)
JP2004213666A (ja) Ｄｍａモジュールとその操作方法
KR0170266B1 (ko) 다중로보트 통신제어시스템
JPH0583938B2 (e)
JPH05204830A (ja) 入出力制御装置
JP3138597B2 (ja) バースト信号送出管理用メモリを用いたダイナミックポーリング方式
JP2841432B2 (ja) データ転送装置
JPS60684B2 (ja) 制御装置のインターフエース
JP2555568B2 (ja) 蓄積プログラム制御交換機
JPS6340953A (ja) 入出力制御装置の識別番号設定方式
JPS6336021B2 (e)
JPH0691494A (ja) 生産ラインにおける機種切替の制御装置
JPH06119287A (ja) データ転送システム
JPH0520165A (ja) システムバス制御装置
JPH04296957A (ja) バッファメモリ制御装置
JPS60258638A (ja) 磁気デイスク装置の制御方式
JPS63118854A (ja) デ−タ転送制御方式
JP2003274693A (ja) 電動機制御装置
JPS6053901B2 (ja) プロセッサ間情報転送方式
JP2004118595A (ja) アクセス制御装置及びアクセス制御方法
JPH0296258A (ja) コマンド実行制御方式
JPH07306825A (ja) Ｄｍａコントローラ