ES8303746A1 - Un aparato controlador de memoria para uso en un sistema de tratamiento de datos - Google Patents

Un aparato controlador de memoria para uso en un sistema de tratamiento de datos

Info

Publication number
ES8303746A1
ES8303746A1 ES506564A ES506564A ES8303746A1 ES 8303746 A1 ES8303746 A1 ES 8303746A1 ES 506564 A ES506564 A ES 506564A ES 506564 A ES506564 A ES 506564A ES 8303746 A1 ES8303746 A1 ES 8303746A1
Authority
ES
Spain
Prior art keywords
queue
control
memory
address
requests
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES506564A
Other languages
English (en)
Other versions
ES506564A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of ES8303746A1 publication Critical patent/ES8303746A1/es
Publication of ES506564A0 publication Critical patent/ES506564A0/es
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1642—Handling requests for interconnection or transfer for access to memory bus based on arbitration with request queuing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Signal Processing (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Bus Control (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Multi Processors (AREA)

Abstract

APARATO CONTROLADOR DE MEMORIA PARA TRATAR UNA PLURALIDAD DE SOLICITUDES DE MEMORIA QUE IMPLICAN TRANSFERENCIAS DE DATOS ENTRE SISTEMAS DE MEMORIA Y UN APARATO DE TRATAMIENTO DE DATOS A TRAVES DE UNA LINEA GENERAL COMUN. CONSTA DE UNA UNIDAD GENERADORA DE SOLICITUD ACOPLADA A LA MISMA LINEA GENERAL (10) QUE LO ESTA AL CONTROLADOR (50); DE DOS CONJUNTOS DE CIRCUITOS DE COLA, CADA UNO DE LOS CUALES ESTA ACOPLADO EN COMUN AL MODULO DE MEMORIA Y A LA LINEA GENERAL (10), PARA RECIBIR UNA SOLICITUD DIFERENTE DE LA PLURALIDAD DE SOLICITUDES DE MEMORIA; Y DE MEDIOS DE CONTROL DE COLA ACOPLADOS A CADA UNO DE DICHOS CONJUNTOS DE CIRCUITOS DE COLA Y A DICHA LINEA GENERAL (10), INCLUYENDO CIRCUITOS DE CONTROL PARA CONTROLAR EL FUNCIONAMIENTO DEL MODULO DE MEMORIA Y PARA TRATAR LAS SOLICITUDES DE MEMORIA.
ES506564A 1980-10-31 1981-10-26 Un aparato controlador de memoria para uso en un sistema de tratamiento de datos Granted ES506564A0 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/202,821 US4451880A (en) 1980-10-31 1980-10-31 Memory controller with interleaved queuing apparatus

Publications (2)

Publication Number Publication Date
ES8303746A1 true ES8303746A1 (es) 1983-02-01
ES506564A0 ES506564A0 (es) 1983-02-01

Family

ID=22751401

Family Applications (1)

Application Number Title Priority Date Filing Date
ES506564A Granted ES506564A0 (es) 1980-10-31 1981-10-26 Un aparato controlador de memoria para uso en un sistema de tratamiento de datos

Country Status (12)

Country Link
US (1) US4451880A (es)
EP (1) EP0051426A1 (es)
JP (1) JPS57120164A (es)
KR (1) KR860000986B1 (es)
AU (1) AU551810B2 (es)
BR (1) BR8106954A (es)
CA (1) CA1172771A (es)
ES (1) ES506564A0 (es)
FI (1) FI77124C (es)
MX (1) MX151385A (es)
PH (1) PH18137A (es)
YU (1) YU43047B (es)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4558429A (en) * 1981-12-17 1985-12-10 Honeywell Information Systems Inc. Pause apparatus for a memory controller with interleaved queuing apparatus
JPS6025854A (ja) * 1983-07-22 1985-02-08 Nippon Seiko Kk 電気式動力舵取装置
JPS6025853A (ja) * 1983-07-22 1985-02-08 Nippon Seiko Kk 電気式動力舵取装置
CA1221464A (en) * 1983-12-26 1987-05-05 Hidehiko Nishida Data processor system having improved data throughput of multiprocessor system
JPH0331665Y2 (es) * 1984-09-05 1991-07-04
ES2004078A6 (es) * 1986-01-29 1988-12-01 Digital Equipment Corp Sistema de tratamiento de datos, panel y subsistema de memoria para dicho sistema,y metodo de almacenar datos.
US4937770A (en) * 1986-02-07 1990-06-26 Teradyne, Inc. Simulation system
US5327542A (en) * 1987-09-30 1994-07-05 Mitsubishi Denki Kabushiki Kaisha Data processor implementing a two's complement addressing technique
US5471637A (en) * 1988-12-30 1995-11-28 Intel Corporation Method and apparatus for conducting bus transactions between two clock independent bus agents of a computer system using a transaction by transaction deterministic request/response protocol and burst transfer
US5363486A (en) * 1989-11-13 1994-11-08 Zenith Data Systems Corporation Variable size queue circuit for buffering data transfers from a processor to a memory
US6807609B1 (en) * 1989-12-04 2004-10-19 Hewlett-Packard Development Company, L.P. Interleaving read and write operations on a bus and minimizing buffering on a memory module in a computer system
US5265229A (en) * 1990-07-02 1993-11-23 Digital Equipment Corporation Single load, multiple issue queue with error recovery capability
CA2051222C (en) * 1990-11-30 1998-05-05 Pradeep S. Sindhu Consistent packet switched memory bus for shared memory multiprocessors
DE4292241T1 (de) * 1991-07-02 1994-05-05 Intel Corp Asynchrone modulare Bus-Architektur mit Burst-Fähigkeit
FR2695227B1 (fr) * 1992-09-02 1994-10-14 Aton Systemes Procédé pour le transfert entrelacé des données entre la mémoire d'un ordinateur et un équipement périphérique constitué d'un système de gestion et de plusieurs unités de stockage.
DE19503022A1 (de) * 1994-04-08 1995-10-12 Hewlett Packard Co Master/Slave-Buskonfiguration für schnelle erweiterbare Speichersysteme
US6295586B1 (en) * 1998-12-04 2001-09-25 Advanced Micro Devices, Inc. Queue based memory controller
US6557090B2 (en) * 2001-03-09 2003-04-29 Micron Technology, Inc. Column address path circuit and method for memory devices having a burst access mode
US20040054864A1 (en) * 2002-09-13 2004-03-18 Jameson Neil Andrew Memory controller
US7461218B2 (en) * 2005-06-29 2008-12-02 Intel Corporation Size-based interleaving in a packet-based link
CN101432061B (zh) 2006-04-28 2012-09-26 旭化成化学株式会社 气体分离膜
US9268720B2 (en) 2010-08-31 2016-02-23 Qualcomm Incorporated Load balancing scheme in multiple channel DRAM systems

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3735354A (en) * 1972-04-07 1973-05-22 Sperry Rand Corp Multiplexed memory request interface
US3961312A (en) * 1974-07-15 1976-06-01 International Business Machines Corporation Cycle interleaving during burst mode operation
US4000485A (en) * 1975-06-30 1976-12-28 Honeywell Information Systems, Inc. Data processing system providing locked operation of shared resources
US4151598A (en) * 1978-03-27 1979-04-24 Honeywell Information Systems Inc. Priority assignment apparatus for use in a memory controller
US4281381A (en) * 1979-05-14 1981-07-28 Bell Telephone Laboratories, Incorporated Distributed first-come first-served bus allocation apparatus

Also Published As

Publication number Publication date
EP0051426A1 (en) 1982-05-12
AU551810B2 (en) 1986-05-15
JPH039495B2 (es) 1991-02-08
US4451880A (en) 1984-05-29
FI77124B (fi) 1988-09-30
FI813266L (fi) 1982-05-01
FI77124C (fi) 1989-01-10
ES506564A0 (es) 1983-02-01
JPS57120164A (en) 1982-07-27
BR8106954A (pt) 1982-07-13
PH18137A (en) 1985-04-03
MX151385A (es) 1984-11-13
YU43047B (en) 1989-02-28
YU258081A (en) 1983-12-31
CA1172771A (en) 1984-08-14
AU7690381A (en) 1982-05-06
KR830008242A (ko) 1983-11-16
KR860000986B1 (ko) 1986-07-24

Similar Documents

Publication Publication Date Title
ES8303746A1 (es) Un aparato controlador de memoria para uso en un sistema de tratamiento de datos
JPS54129942A (en) Direct transfer system between sub-systems
GB2110442A (en) Multiprocessing interrupt arrangement
GB2171230A (en) Using 8-bit and 16-bit modules in a 16-bit microprocessor system
CA2050129A1 (en) Dynamic bus arbitration with grant sharing each cycle
MY115173A (en) Inverse transport processor with memory address circuitry
JPS6376044A (ja) バスマスタ
TW247980B (en) Packet video signal inverse transport processor memory address circuitry
MY100954A (en) Data processing system with cpu register to register data transfers overlapped with data transfer to and from main storage.
GB1249209A (en) Machine for transferring data between memories
US5944788A (en) Message transfer system and control method for multiple sending and receiving modules in a network supporting hardware and software emulated modules
EP0403729A2 (en) Digital-signal processing apparatus
US5999969A (en) Interrupt handling system for message transfers in network having mixed hardware and software emulated modules
US5983266A (en) Control method for message communication in network supporting software emulated modules and hardware implemented modules
JPS56110125A (en) Data processing device
JPS60262253A (ja) メモリデ−タ処理回路
US5842003A (en) Auxiliary message arbitrator for digital message transfer system in network of hardware modules
ES8106062A1 (es) Sistema de interconexion del tipo de cola circular
JPS5725053A (en) Memory device
JPH0237425A (ja) ディジタル信号処理装置
KR0120598B1 (ko) 메모리 보드의 설계방법 및 장치
JPS56153470A (en) Multiple computer system
JPS5856891B2 (ja) 情報処理システム
EP0171940A1 (en) A direct memory access device and a method of using the device in a data transfer system
JPS56114026A (en) Data processor

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19970606