DE4292241T1 - Asynchrone modulare Bus-Architektur mit Burst-Fähigkeit - Google Patents

Asynchrone modulare Bus-Architektur mit Burst-Fähigkeit

Info

Publication number
DE4292241T1
DE4292241T1 DE4292241T DE4292241T DE4292241T1 DE 4292241 T1 DE4292241 T1 DE 4292241T1 DE 4292241 T DE4292241 T DE 4292241T DE 4292241 T DE4292241 T DE 4292241T DE 4292241 T1 DE4292241 T1 DE 4292241T1
Authority
DE
Germany
Prior art keywords
bus architecture
modular bus
burst capability
asynchronous
asynchronous modular
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE4292241T
Other languages
English (en)
Other versions
DE4292241C2 (de
Inventor
Stephen Scott Pawlowski
Peter Dalton Macwilliams
Jerzy Bogdan Kolinkski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE4292241T1 publication Critical patent/DE4292241T1/de
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0879—Burst mode
DE4292241T 1991-07-02 1992-06-30 Asynchrone modulare Bus-Architektur mit Burst-Fähigkeit Pending DE4292241T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US72472691A 1991-07-02 1991-07-02
PCT/US1992/005482 WO1993001552A1 (en) 1991-07-02 1992-06-30 Asynchronous modular bus architecture with burst capability

Publications (1)

Publication Number Publication Date
DE4292241T1 true DE4292241T1 (de) 1994-05-05

Family

ID=24911646

Family Applications (2)

Application Number Title Priority Date Filing Date
DE4292241A Expired - Fee Related DE4292241C2 (de) 1991-07-02 1992-06-30 Einrichtung und Verfahren zum sequentiellen Durchführen mehrerer Bustransaktionen zwischen einem Prozessor und vorinstallierten Speichermodulen in einem Computersystem
DE4292241T Pending DE4292241T1 (de) 1991-07-02 1992-06-30 Asynchrone modulare Bus-Architektur mit Burst-Fähigkeit

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE4292241A Expired - Fee Related DE4292241C2 (de) 1991-07-02 1992-06-30 Einrichtung und Verfahren zum sequentiellen Durchführen mehrerer Bustransaktionen zwischen einem Prozessor und vorinstallierten Speichermodulen in einem Computersystem

Country Status (3)

Country Link
DE (2) DE4292241C2 (de)
GB (1) GB2272315B (de)
WO (1) WO1993001552A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5526512A (en) * 1993-09-20 1996-06-11 International Business Machines Corporation Dynamic management of snoop granularity for a coherent asynchronous DMA cache
JP3579461B2 (ja) 1993-10-15 2004-10-20 株式会社ルネサステクノロジ データ処理システム及びデータ処理装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4376972A (en) * 1980-01-08 1983-03-15 Honeywell Information Systems Inc. Sequential word aligned address apparatus
US4370712A (en) * 1980-10-31 1983-01-25 Honeywell Information Systems Inc. Memory controller with address independent burst mode capability
US4366539A (en) * 1980-10-31 1982-12-28 Honeywell Information Systems Inc. Memory controller with burst mode capability
US4451880A (en) * 1980-10-31 1984-05-29 Honeywell Information Systems Inc. Memory controller with interleaved queuing apparatus
US4558429A (en) * 1981-12-17 1985-12-10 Honeywell Information Systems Inc. Pause apparatus for a memory controller with interleaved queuing apparatus
US5134699A (en) * 1988-06-24 1992-07-28 Advanced Micro Devices, Inc. Programmable burst data transfer apparatus and technique
US5159679A (en) * 1988-09-09 1992-10-27 Compaq Computer Corporation Computer system with high speed data transfer capabilities

Also Published As

Publication number Publication date
WO1993001552A1 (en) 1993-01-21
GB2272315A (en) 1994-05-11
DE4292241C2 (de) 1998-04-16
GB2272315B (en) 1995-10-04
GB9325945D0 (en) 1994-03-02

Similar Documents

Publication Publication Date Title
DE69223059T2 (de) Wendelförmig gewickelte rippenverstärkte verbundstruktur
DE69213569T2 (de) Verbundstoff
FI912993A (fi) Teline
FI920806A (fi) Drivarrangemang foer en port
FI945646A (fi) Neliömäinen kytkentäarkkitehtuuri
DE59205059D1 (de) Metall-Keramik-Verbindung
DE69226013T2 (de) ATM-Schaltungsanordnung
DE59108152D1 (de) Busankoppler
DE4292241T1 (de) Asynchrone modulare Bus-Architektur mit Burst-Fähigkeit
NO921530D0 (no) Farmasoeytisk forbindelse
NO921529L (no) Farmasoeytisk forbindelse
GB2261684B (en) Construction component
DE69229694T2 (de) Verbundwerkstoff
DE69230580T2 (de) ATM-Schaltungsanordnung
IL99178A0 (en) Structure
GB2257275B (en) Asynchronous modular bus architecture with cache consistency
BR7101790U (pt) Aperfeicoamento em rebarbador
RU1821918C (en) Multithreshold logic element
BR7101067U (pt) Aperfeicoamento em embarcacao
BR7201846U (pt) Aperfeicoamento em caneleira
SE9202340D0 (sv) Televideo
GB9107061D0 (en) Connections
BR9102133A (pt) Estrutura modular palezidada
HU906U (en) Case structure
SE9100531D0 (sv) Jaernvaegs oevergaang