JPS6141244A - フレ−ム同期方法 - Google Patents

フレ−ム同期方法

Info

Publication number
JPS6141244A
JPS6141244A JP16312384A JP16312384A JPS6141244A JP S6141244 A JPS6141244 A JP S6141244A JP 16312384 A JP16312384 A JP 16312384A JP 16312384 A JP16312384 A JP 16312384A JP S6141244 A JPS6141244 A JP S6141244A
Authority
JP
Japan
Prior art keywords
pulse
output
outputs
logic
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16312384A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0435093B2 (cs
Inventor
Yasuhito Okawa
大川　康仁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP16312384A priority Critical patent/JPS6141244A/ja
Publication of JPS6141244A publication Critical patent/JPS6141244A/ja
Publication of JPH0435093B2 publication Critical patent/JPH0435093B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/08—Speed or phase control by synchronisation signals the synchronisation signals recurring cyclically

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP16312384A 1984-08-02 1984-08-02 フレ−ム同期方法 Granted JPS6141244A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16312384A JPS6141244A (ja) 1984-08-02 1984-08-02 フレ−ム同期方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16312384A JPS6141244A (ja) 1984-08-02 1984-08-02 フレ−ム同期方法

Publications (2)

Publication Number Publication Date
JPS6141244A true JPS6141244A (ja) 1986-02-27
JPH0435093B2 JPH0435093B2 (cs) 1992-06-10

Family

ID=15767616

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16312384A Granted JPS6141244A (ja) 1984-08-02 1984-08-02 フレ−ム同期方法

Country Status (1)

Country Link
JP (1) JPS6141244A (cs)

Also Published As

Publication number Publication date
JPH0435093B2 (cs) 1992-06-10

Similar Documents

Publication Publication Date Title
EP0285158B1 (en) Frame synchronizing apparatus
JPH04320109A (ja) データエツジ遷移位相判別回路
JP2744690B2 (ja) フレーム同期回路
JP2947074B2 (ja) フレーム同期検出回路
JPS6141244A (ja) フレ−ム同期方法
JP3227700B2 (ja) 情報伝達方式
JP2693466B2 (ja) 多重化符号変換方法
JPS59123337A (ja) フレ−ム同期方式
JPS63245033A (ja) 高速フレ−ム同期方式
JPS60235549A (ja) ｎＢ１Ｃ符号信号のＣビツト同期方式
JP2723078B2 (ja) 非同期データ伝送回路
JPS63245032A (ja) 高速フレ−ム同期方式
EP0620662A1 (en) Processing, serializing and synchronizing device
JP2745993B2 (ja) 信号伝送方式
JP2559791Y2 (ja) クロック発生回路
JP2970241B2 (ja) サンプリングクロック情報生成回路
JPH09284107A (ja) パルス幅変調回路
JPH03204251A (ja) クロック同期回路
JP3150071B2 (ja) データ伝送装置
JPH02211737A (ja) 同期信号検出回路
JPH0818549A (ja) マルチフレーム同期保護回路
JPS6085640A (ja) フレ−ム同期回路
JPH05175951A (ja) フレーム同期回路
JPH02109425A (ja) 直並列変換方式
JPH0865290A (ja) ビット位相同期回路