JPS6138494B2 - - Google Patents

Info

Publication number
JPS6138494B2
JPS6138494B2 JP56134058A JP13405881A JPS6138494B2 JP S6138494 B2 JPS6138494 B2 JP S6138494B2 JP 56134058 A JP56134058 A JP 56134058A JP 13405881 A JP13405881 A JP 13405881A JP S6138494 B2 JPS6138494 B2 JP S6138494B2
Authority
JP
Japan
Prior art keywords
register
bit
adder
digital differential
parallel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56134058A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5837742A (ja
Inventor
Yukiro Tsuji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56134058A priority Critical patent/JPS5837742A/ja
Publication of JPS5837742A publication Critical patent/JPS5837742A/ja
Publication of JPS6138494B2 publication Critical patent/JPS6138494B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/64—Digital differential analysers, i.e. computing devices for differentiation, integration or solving differential or integral equations, using pulses representing increments; Other incremental computing devices for solving difference equations

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Feedback Control In General (AREA)
JP56134058A 1981-08-28 1981-08-28 デイジタル微分解析器 Granted JPS5837742A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56134058A JPS5837742A (ja) 1981-08-28 1981-08-28 デイジタル微分解析器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56134058A JPS5837742A (ja) 1981-08-28 1981-08-28 デイジタル微分解析器

Publications (2)

Publication Number Publication Date
JPS5837742A JPS5837742A (ja) 1983-03-05
JPS6138494B2 true JPS6138494B2 (enrdf_load_stackoverflow) 1986-08-29

Family

ID=15119376

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56134058A Granted JPS5837742A (ja) 1981-08-28 1981-08-28 デイジタル微分解析器

Country Status (1)

Country Link
JP (1) JPS5837742A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0327030Y2 (enrdf_load_stackoverflow) * 1986-10-27 1991-06-11

Also Published As

Publication number Publication date
JPS5837742A (ja) 1983-03-05

Similar Documents

Publication Publication Date Title
JPS6132437Y2 (enrdf_load_stackoverflow)
US3947670A (en) Signed multiplication logic
JPS6138494B2 (enrdf_load_stackoverflow)
US4658239A (en) Differential pulse code modulation coder
US4291387A (en) Analog to digital conversion weighting apparatus
JP2674810B2 (ja) 多重化ｎ連一致保護回路
SU1156069A1 (ru) Устройство масштабировани цифрового дифференциального анализатора
JPS5966214A (ja) デイジタルフイルタ装置
JP2550597B2 (ja) ２乗器
EP0213854A2 (en) Fixed-Coefficient serial multiplication and digital circuits therefor
JP2820701B2 (ja) ２進数への変換方法
SU1179542A1 (ru) Преобразователь кода в частоту с переменным коэффициентом преобразовани
JP2629737B2 (ja) アキュムレータ
SU1272310A1 (ru) Линейный интерпол тор
SU894703A1 (ru) Устройство дл умножени
SU1283756A1 (ru) Устройство дл вычислени квадратного корн
JPH0523013Y2 (enrdf_load_stackoverflow)
SU918952A1 (ru) Устройство дл преобразовани по функци м Уолша
JPH0226408A (ja) ディジタルフィルタ
SU1179322A1 (ru) Устройство дл умножени двух чисел
SU782155A1 (ru) Устройство преобразовани последовательного двоичного кода в код дес тичный
SU857976A1 (ru) Двоичный сумматор
JPS61177492A (ja) 残響装置の乗算器
JPS60173915A (ja) デイジタルフイルタ
JPS62118473A (ja) アキユムレ−タ装置