JPS6131488B2 - - Google Patents
Info
- Publication number
- JPS6131488B2 JPS6131488B2 JP55016373A JP1637380A JPS6131488B2 JP S6131488 B2 JPS6131488 B2 JP S6131488B2 JP 55016373 A JP55016373 A JP 55016373A JP 1637380 A JP1637380 A JP 1637380A JP S6131488 B2 JPS6131488 B2 JP S6131488B2
- Authority
- JP
- Japan
- Prior art keywords
- overflow
- addition
- result
- value
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49905—Exception handling
- G06F7/4991—Overflow or underflow
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1637380A JPS56114071A (en) | 1980-02-13 | 1980-02-13 | Arithmetic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1637380A JPS56114071A (en) | 1980-02-13 | 1980-02-13 | Arithmetic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56114071A JPS56114071A (en) | 1981-09-08 |
JPS6131488B2 true JPS6131488B2 (enrdf_load_stackoverflow) | 1986-07-21 |
Family
ID=11914488
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1637380A Granted JPS56114071A (en) | 1980-02-13 | 1980-02-13 | Arithmetic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56114071A (enrdf_load_stackoverflow) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3524981A1 (de) * | 1985-07-12 | 1987-01-22 | Siemens Ag | Anordnung mit einem saettigbaren carry-save-addierer |
JPH0687534B2 (ja) * | 1987-04-22 | 1994-11-02 | 日本ビクター株式会社 | デジタル信号の演算装置におけるオ−バ−ロ−ド防止用ピ−ク表示装置 |
JPS63292716A (ja) * | 1987-05-25 | 1988-11-30 | Victor Co Of Japan Ltd | デジタル信号の演算装置におけるオ−バ−ロ−ド防止用ピ−ク表示装置 |
JPH02189026A (ja) * | 1989-01-17 | 1990-07-25 | Mitsubishi Electric Corp | カウンタのオーバフロー及びアンダフロー検出装置 |
JPH02222317A (ja) * | 1989-02-23 | 1990-09-05 | Lsi Rojitsuku Kk | デジタルフィルタ |
JPH07109976B2 (ja) * | 1989-02-23 | 1995-11-22 | エルエスアイ・ロジック株式会社 | ディジタルフィルタを用いた演算装置 |
JPH0760990B2 (ja) * | 1989-02-23 | 1995-06-28 | エルエスアイ・ロジック株式会社 | ディジタルフィルタ |
-
1980
- 1980-02-13 JP JP1637380A patent/JPS56114071A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS56114071A (en) | 1981-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4379338A (en) | Arithmetic circuit with overflow detection capability | |
US4223389A (en) | Recursive digital filter having means to prevent overflow oscillation | |
US5936870A (en) | Arithmetic operating device for digital signal processing and method therefor | |
JPH02156328A (ja) | 逆数回路 | |
EP0416869A2 (en) | Digital adder/accumulator | |
US5007009A (en) | Non-recovery parallel divider circuit | |
JPS6131488B2 (enrdf_load_stackoverflow) | ||
GB1315761A (en) | Digital data processing systems | |
US5400271A (en) | Apparatus for and method of calculating sum of products | |
US3982112A (en) | Recursive numerical processor | |
JPH0519170B2 (enrdf_load_stackoverflow) | ||
US5031137A (en) | Two input bit-serial multiplier | |
JPH09128213A (ja) | ブロックフローティング処理システムおよび方法 | |
EP0928065B1 (en) | Multiported register file for coefficient use in filters | |
JP3071607B2 (ja) | 乗算回路 | |
JPH04281524A (ja) | 浮動小数点演算処理装置 | |
JPH11353157A (ja) | 累積加算回路 | |
JP2000137701A (ja) | 積和演算誤差補正方法及び積和演算装置 | |
SU732868A1 (ru) | Устройство дл делени п-раздельных чисел | |
JPH0145097B2 (enrdf_load_stackoverflow) | ||
JPS623619B2 (enrdf_load_stackoverflow) | ||
JPH0269823A (ja) | オーバフロー検出回路 | |
JPH0792738B2 (ja) | 正規化回路 | |
JPH022187B2 (enrdf_load_stackoverflow) | ||
JPH0553768A (ja) | 除算器 |