JPS61287138A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS61287138A JPS61287138A JP60128729A JP12872985A JPS61287138A JP S61287138 A JPS61287138 A JP S61287138A JP 60128729 A JP60128729 A JP 60128729A JP 12872985 A JP12872985 A JP 12872985A JP S61287138 A JPS61287138 A JP S61287138A
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- inner lead
- semiconductor element
- expanded
- bump
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H10W72/072—
-
- H10W72/07236—
-
- H10W72/701—
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60128729A JPS61287138A (ja) | 1985-06-13 | 1985-06-13 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60128729A JPS61287138A (ja) | 1985-06-13 | 1985-06-13 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61287138A true JPS61287138A (ja) | 1986-12-17 |
| JPH0426546B2 JPH0426546B2 (cg-RX-API-DMAC10.html) | 1992-05-07 |
Family
ID=14992003
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60128729A Granted JPS61287138A (ja) | 1985-06-13 | 1985-06-13 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61287138A (cg-RX-API-DMAC10.html) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5027995A (en) * | 1988-08-31 | 1991-07-02 | Siemens Aktiengesellschaft | Process for bonding semiconductor chips to substrates |
| US5504375A (en) * | 1992-03-02 | 1996-04-02 | International Business Machines Corporation | Asymmetric studs and connecting lines to minimize stress |
-
1985
- 1985-06-13 JP JP60128729A patent/JPS61287138A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5027995A (en) * | 1988-08-31 | 1991-07-02 | Siemens Aktiengesellschaft | Process for bonding semiconductor chips to substrates |
| US5504375A (en) * | 1992-03-02 | 1996-04-02 | International Business Machines Corporation | Asymmetric studs and connecting lines to minimize stress |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0426546B2 (cg-RX-API-DMAC10.html) | 1992-05-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61125062A (ja) | ピン取付け方法およびピン取付け装置 | |
| JPH01238148A (ja) | 半導体装置 | |
| JP2980495B2 (ja) | 半導体装置の製造方法 | |
| JPH01293626A (ja) | フレキシブル配線板におけるワイヤボンディング法 | |
| JPH09275125A (ja) | インナーリード接続方法 | |
| JPS61287138A (ja) | 半導体装置 | |
| JPS60194543A (ja) | バンプ電極形成方法 | |
| JPH05267385A (ja) | ワイヤーボンディング装置 | |
| JP2821777B2 (ja) | フリップチップ用ic及びその製造方法 | |
| JPS6313337A (ja) | 半導体素子の実装方法 | |
| JP2986661B2 (ja) | 半導体装置の製造方法 | |
| JP2000150756A (ja) | 樹脂封止型半導体装置及びリードフレーム | |
| JPS6388833A (ja) | テ−プキヤリヤ実装テ−プ | |
| KR0157892B1 (ko) | 칩 사이즈 반도체 패키지 및 그 제조방법 | |
| JPS61125028A (ja) | 半導体装置 | |
| JPS6379331A (ja) | ワイヤボンデイング装置 | |
| JP2001176917A (ja) | 半導体装置およびその製造方法 | |
| JPH04299544A (ja) | フィルムキャリヤ半導体装置の製造方法 | |
| JP3550946B2 (ja) | Tab型半導体装置 | |
| JPS6386442A (ja) | Tab用icチツプ | |
| JPS60206035A (ja) | 半導体装置の製造方法 | |
| JPS6038869B2 (ja) | 半導体装置の製造方法 | |
| JPS61287136A (ja) | 半導体装置 | |
| JPH01215047A (ja) | 半導体チップのバンプ形成方法 | |
| JPS63104341A (ja) | 半導体装置の製造方法 |