JPS61273012A - フリツプフロツプ回路 - Google Patents
フリツプフロツプ回路Info
- Publication number
- JPS61273012A JPS61273012A JP60114689A JP11468985A JPS61273012A JP S61273012 A JPS61273012 A JP S61273012A JP 60114689 A JP60114689 A JP 60114689A JP 11468985 A JP11468985 A JP 11468985A JP S61273012 A JPS61273012 A JP S61273012A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- input
- collector
- terminal
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010355 oscillation Effects 0.000 abstract description 7
- 230000005764 inhibitory process Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 4
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60114689A JPS61273012A (ja) | 1985-05-28 | 1985-05-28 | フリツプフロツプ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60114689A JPS61273012A (ja) | 1985-05-28 | 1985-05-28 | フリツプフロツプ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61273012A true JPS61273012A (ja) | 1986-12-03 |
JPH03808B2 JPH03808B2 (enrdf_load_html_response) | 1991-01-09 |
Family
ID=14644171
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60114689A Granted JPS61273012A (ja) | 1985-05-28 | 1985-05-28 | フリツプフロツプ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61273012A (enrdf_load_html_response) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09153593A (ja) * | 1995-11-30 | 1997-06-10 | Nec Corp | BiMOS論理回路 |
-
1985
- 1985-05-28 JP JP60114689A patent/JPS61273012A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09153593A (ja) * | 1995-11-30 | 1997-06-10 | Nec Corp | BiMOS論理回路 |
US5850155A (en) * | 1995-11-30 | 1998-12-15 | Nec Corporation | BIMOS logic circuit directly controllable by a CMOS block formed on same IC chip |
Also Published As
Publication number | Publication date |
---|---|
JPH03808B2 (enrdf_load_html_response) | 1991-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900003070B1 (ko) | 논리회로 | |
JPH024011A (ja) | アナログスイッチ回路 | |
KR930004351B1 (ko) | 레벨 변환회로 | |
JPS61273012A (ja) | フリツプフロツプ回路 | |
JPH0876976A (ja) | Xor回路と反転セレクタ回路及びこれらを用いた加算回路 | |
JPH05102312A (ja) | 半導体集積回路 | |
JPH022713A (ja) | 半導体集積回路 | |
JPH03123215A (ja) | ソースカップルドfetロジック形論理回路 | |
JP2712432B2 (ja) | 多数決論理回路 | |
JPH0322619A (ja) | ディジタル論理回路 | |
JPS58190132A (ja) | 飽和型論理回路 | |
JP2782946B2 (ja) | 半導体集積回路 | |
JP3128661B2 (ja) | 高分解能タイミング調整回路 | |
JPS6074725A (ja) | 演算回路 | |
JPS60211548A (ja) | 切替制御回路 | |
JPH06139789A (ja) | シフトレジスタ | |
JPS6133039A (ja) | 入出力回路 | |
JPS6057779B2 (ja) | 出力バッファ回路 | |
JP2979627B2 (ja) | 差動回路 | |
JP3003594B2 (ja) | スリーステート型ecl回路 | |
JPS61212117A (ja) | トランジスタ・ロジツク回路 | |
JPS62200821A (ja) | 半導体集積回路 | |
JPH0231528B2 (enrdf_load_html_response) | ||
JPS63108596A (ja) | 読み出し専用メモリ装置 | |
JPS61169022A (ja) | 半導体集積回路 |