JPS6126100B2 - - Google Patents

Info

Publication number
JPS6126100B2
JPS6126100B2 JP59173270A JP17327084A JPS6126100B2 JP S6126100 B2 JPS6126100 B2 JP S6126100B2 JP 59173270 A JP59173270 A JP 59173270A JP 17327084 A JP17327084 A JP 17327084A JP S6126100 B2 JPS6126100 B2 JP S6126100B2
Authority
JP
Japan
Prior art keywords
address
level
virtual
converting
computer system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59173270A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60122445A (ja
Inventor
Hidenori Umeno
Toshiaki Ikeda
Kazuhisa Genma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP59173270A priority Critical patent/JPS60122445A/ja
Publication of JPS60122445A publication Critical patent/JPS60122445A/ja
Publication of JPS6126100B2 publication Critical patent/JPS6126100B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP59173270A 1984-08-22 1984-08-22 仮想計算機システム Granted JPS60122445A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59173270A JPS60122445A (ja) 1984-08-22 1984-08-22 仮想計算機システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59173270A JPS60122445A (ja) 1984-08-22 1984-08-22 仮想計算機システム

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP11905077A Division JPS5452929A (en) 1977-10-05 1977-10-05 Address converting device for information processor

Publications (2)

Publication Number Publication Date
JPS60122445A JPS60122445A (ja) 1985-06-29
JPS6126100B2 true JPS6126100B2 (enrdf_load_stackoverflow) 1986-06-19

Family

ID=15957334

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59173270A Granted JPS60122445A (ja) 1984-08-22 1984-08-22 仮想計算機システム

Country Status (1)

Country Link
JP (1) JPS60122445A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2629278B2 (ja) * 1988-06-30 1997-07-09 株式会社日立製作所 仮想計算機システム
US5341484A (en) * 1988-11-02 1994-08-23 Hitachi, Ltd. Virtual machine system having an extended storage

Also Published As

Publication number Publication date
JPS60122445A (ja) 1985-06-29

Similar Documents

Publication Publication Date Title
US4347565A (en) Address control system for software simulation
JP2839201B2 (ja) 仮想計算機システム
US4386402A (en) Computer with dual vat buffers for accessing a common memory shared by a cache and a processor interrupt stack
US4835677A (en) System for directly and indirectly accessing control registers by different operating systems based upon value of operating system indication bit
JPS61141055A (ja) 情報処理装置のアドレス変換方式
US5107417A (en) Address translating method for translating virtual address to real address with specified address register to allow bypass of translation steps
JPS6126100B2 (enrdf_load_stackoverflow)
JPS6124735B2 (enrdf_load_stackoverflow)
JP2933628B2 (ja) 主記憶装置管理方法および計算機システム
JPS6136264B2 (enrdf_load_stackoverflow)
JPS6126099B2 (enrdf_load_stackoverflow)
KR920008959B1 (ko) 가상 컴퓨터 시스템의 정보 이송 방법
JPS5858752B2 (ja) アドレス変換装置
JP3125790B2 (ja) アドレス変換装置
JPS6143744B2 (enrdf_load_stackoverflow)
JPH05250263A (ja) 仮想プロセッサ方式及び不揮発化記憶方式
JPH0481951A (ja) 仮想計算機システムのアドレス変換機構
JPH07141252A (ja) データ処理装置
JP2602230B2 (ja) データ処理装置
JP2509981B2 (ja) 仮想記憶制御装置
JPS5918787B2 (ja) Ｔｌｂパ−テイシヨン方式
JPS5918797B2 (ja) アドレス・チエツク処理方式
JPS5821306B2 (ja) アドレス変換機能を持つたデ−タ処理装置
JPH04157542A (ja) アドレス変換装置
JPS60118952A (ja) 仮想アドレス制御方式