JPS6121553A - プロセツサへのレデイ状態通知方式 - Google Patents

プロセツサへのレデイ状態通知方式

Info

Publication number
JPS6121553A
JPS6121553A JP59138610A JP13861084A JPS6121553A JP S6121553 A JPS6121553 A JP S6121553A JP 59138610 A JP59138610 A JP 59138610A JP 13861084 A JP13861084 A JP 13861084A JP S6121553 A JPS6121553 A JP S6121553A
Authority
JP
Japan
Prior art keywords
circuit
processor
output
signal
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59138610A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0142010B2 (enExample
Inventor
Hiroki Katano
加田野 博喜
Yoshiharu Kamio
神尾 由治
Masayuki Kumazaki
熊崎 真幸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59138610A priority Critical patent/JPS6121553A/ja
Publication of JPS6121553A publication Critical patent/JPS6121553A/ja
Publication of JPH0142010B2 publication Critical patent/JPH0142010B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
JP59138610A 1984-07-04 1984-07-04 プロセツサへのレデイ状態通知方式 Granted JPS6121553A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59138610A JPS6121553A (ja) 1984-07-04 1984-07-04 プロセツサへのレデイ状態通知方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59138610A JPS6121553A (ja) 1984-07-04 1984-07-04 プロセツサへのレデイ状態通知方式

Publications (2)

Publication Number Publication Date
JPS6121553A true JPS6121553A (ja) 1986-01-30
JPH0142010B2 JPH0142010B2 (enExample) 1989-09-08

Family

ID=15226102

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59138610A Granted JPS6121553A (ja) 1984-07-04 1984-07-04 プロセツサへのレデイ状態通知方式

Country Status (1)

Country Link
JP (1) JPS6121553A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6468858A (en) * 1987-09-09 1989-03-14 Nec Corp Microprocessor peripheral circuit
JPH0713876A (ja) * 1993-06-29 1995-01-17 Nec Corp レディ信号制御回路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52107741A (en) * 1976-03-08 1977-09-09 Hitachi Ltd Peripheral control unit
JPS58155433A (ja) * 1982-03-11 1983-09-16 Fujitsu Ltd 個別入出力ユニツトの接続方式

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52107741A (en) * 1976-03-08 1977-09-09 Hitachi Ltd Peripheral control unit
JPS58155433A (ja) * 1982-03-11 1983-09-16 Fujitsu Ltd 個別入出力ユニツトの接続方式

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6468858A (en) * 1987-09-09 1989-03-14 Nec Corp Microprocessor peripheral circuit
JPH0713876A (ja) * 1993-06-29 1995-01-17 Nec Corp レディ信号制御回路

Also Published As

Publication number Publication date
JPH0142010B2 (enExample) 1989-09-08

Similar Documents

Publication Publication Date Title
US4615017A (en) Memory controller with synchronous or asynchronous interface
US7254688B2 (en) Data processing apparatus that shares a single semiconductor memory circuit among multiple data processing units
JPS6121553A (ja) プロセツサへのレデイ状態通知方式
RU2155375C2 (ru) Устройство и способ обработки данных
JPS583009A (ja) デ−タ処理装置の電源制御装置
JPS60194647A (ja) デ−タ伝送システム
JPH02162457A (ja) マルチプロセッサシステム
JPS6055916B2 (ja) タイミング回路
JPH06187066A (ja) 複数の中央演算処理装置を有するマイクロプロセッサ
JPS63165984A (ja) 着脱式ramカ−ドの電源制御インタフエ−ス回路
JP2505878B2 (ja) マルチバスシステム
JPS6146552A (ja) 情報処理装置
JPS6258348A (ja) メモリコントロ−ル集積回路
JPH03117048A (ja) 受信データ処理回路
JPS61183764A (ja) ダイレクトメモリアクセス制御方式
JP2647962B2 (ja) 表示制御装置
JPH0689349A (ja) マイクロプロセッサ
JPS62172439A (ja) プリント板未実装検出方式
JPS61166670A (ja) サ−ビスプロセツサバス切り替え方式
JPH0589031A (ja) マイクロプロセツサ
JPS60230254A (ja) 分散処理システムにおける使用バス通知方式
JPS5846458A (ja) マイクロプロセツサ間通信制御方式
JPH04167113A (ja) 情報処理装置
JPH02189667A (ja) マイクロコンピュータの制御回路
JPS63180101A (ja) 二重化制御装置