JPS6468858A - Microprocessor peripheral circuit - Google Patents

Microprocessor peripheral circuit

Info

Publication number
JPS6468858A
JPS6468858A JP62226176A JP22617687A JPS6468858A JP S6468858 A JPS6468858 A JP S6468858A JP 62226176 A JP62226176 A JP 62226176A JP 22617687 A JP22617687 A JP 22617687A JP S6468858 A JPS6468858 A JP S6468858A
Authority
JP
Japan
Prior art keywords
microprocessor
ready signal
access
reach
peripheral circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62226176A
Other languages
Japanese (ja)
Inventor
Toshiyuki Masumura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62226176A priority Critical patent/JPS6468858A/en
Publication of JPS6468858A publication Critical patent/JPS6468858A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To enable a microprocessor to perform the normal operation, by outputting a second ready signal from a ready signal monitoring circuit to terminate the access of the microprocessor when a first ready signal does not reach the microprocessor over a fixed time. CONSTITUTION:A ready signal monitoring circuit 4 is provided, and this circuit 4 outputs a second ready signal 16 when a first ready signal 15 from a ready signal generating circuit 3 does not reach a microprocessor 1 though a prescribed time elapses after the start of the access from the microprocessor 1 to the access object device such as a memory. The microprocessor 1 terminates the current access by the second ready signal 16 even if the first ready signal 15 does not reach the microprocessor 1. Thus, the microprocessor is prevented from stopping the operation as conventional.
JP62226176A 1987-09-09 1987-09-09 Microprocessor peripheral circuit Pending JPS6468858A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62226176A JPS6468858A (en) 1987-09-09 1987-09-09 Microprocessor peripheral circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62226176A JPS6468858A (en) 1987-09-09 1987-09-09 Microprocessor peripheral circuit

Publications (1)

Publication Number Publication Date
JPS6468858A true JPS6468858A (en) 1989-03-14

Family

ID=16841075

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62226176A Pending JPS6468858A (en) 1987-09-09 1987-09-09 Microprocessor peripheral circuit

Country Status (1)

Country Link
JP (1) JPS6468858A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0469754A (en) * 1990-07-11 1992-03-04 Nec Data Terminal Ltd Access time monitoring system
US7243257B2 (en) 2002-05-14 2007-07-10 Nec Corporation Computer system for preventing inter-node fault propagation

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5543682A (en) * 1978-09-22 1980-03-27 Hitachi Ltd Input/output unit control system
JPS5583948A (en) * 1978-12-19 1980-06-24 Mitsubishi Electric Corp Microprocessor system
JPS57728A (en) * 1980-05-30 1982-01-05 Mitsubishi Electric Corp Monitoring device
JPS6121553A (en) * 1984-07-04 1986-01-30 Fujitsu Ltd Ready state informing system to processor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5543682A (en) * 1978-09-22 1980-03-27 Hitachi Ltd Input/output unit control system
JPS5583948A (en) * 1978-12-19 1980-06-24 Mitsubishi Electric Corp Microprocessor system
JPS57728A (en) * 1980-05-30 1982-01-05 Mitsubishi Electric Corp Monitoring device
JPS6121553A (en) * 1984-07-04 1986-01-30 Fujitsu Ltd Ready state informing system to processor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0469754A (en) * 1990-07-11 1992-03-04 Nec Data Terminal Ltd Access time monitoring system
US7243257B2 (en) 2002-05-14 2007-07-10 Nec Corporation Computer system for preventing inter-node fault propagation

Similar Documents

Publication Publication Date Title
JPS6468858A (en) Microprocessor peripheral circuit
JPS5764398A (en) Memory device
JPS5229121A (en) False motion prevention circuit when putting on and off of logical cir cuit and so on
JPS5725002A (en) Contol device using microcomputer
JPS5318157A (en) Elevator safety device
JPS5255449A (en) Microprocessor
JPS5572248A (en) Function discrimination system for lsi
JPS53123173A (en) Electronic watch with alarm
JPS6444141A (en) Clock protection circuit
JPS5420625A (en) Fault discrimination ststem of memory system
JPS5653426A (en) Temperature measuring apparatus
JPS553011A (en) Error processing system for sequence control unit
JPS5364354A (en) Overload preventing device for hoisting machine
JPS5210539A (en) Detectng device of electric power stoppage and its return
JPS54159830A (en) Data interrupt control unit
JPS5282875A (en) Alarm-including charging apparatus for emergency lamps
JPS53141051A (en) State change detecting and processing unit
JPS5347949A (en) Arc extinguishing detection circuit
JPS6419451A (en) Microprocessor
JPS5342627A (en) Power switch circuit
JPS5257927A (en) Prevention of simultaneous starting of high and low pressure stand-by machines
JPS51134002A (en) Power supply alarm unit
JPS51141335A (en) Abnormal current detecting device
JPS52103156A (en) Generating device for cage position signal of elevator
JPS5679324A (en) Memory access system