JPS6120024B2 - - Google Patents

Info

Publication number
JPS6120024B2
JPS6120024B2 JP56139757A JP13975781A JPS6120024B2 JP S6120024 B2 JPS6120024 B2 JP S6120024B2 JP 56139757 A JP56139757 A JP 56139757A JP 13975781 A JP13975781 A JP 13975781A JP S6120024 B2 JPS6120024 B2 JP S6120024B2
Authority
JP
Japan
Prior art keywords
clock
timing
data
stop
stopping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56139757A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5843023A (ja
Inventor
Kazushi Sakamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56139757A priority Critical patent/JPS5843023A/ja
Publication of JPS5843023A publication Critical patent/JPS5843023A/ja
Publication of JPS6120024B2 publication Critical patent/JPS6120024B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Information Transfer Systems (AREA)
JP56139757A 1981-09-07 1981-09-07 タイミング制御方式 Granted JPS5843023A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56139757A JPS5843023A (ja) 1981-09-07 1981-09-07 タイミング制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56139757A JPS5843023A (ja) 1981-09-07 1981-09-07 タイミング制御方式

Publications (2)

Publication Number Publication Date
JPS5843023A JPS5843023A (ja) 1983-03-12
JPS6120024B2 true JPS6120024B2 (enrdf_load_stackoverflow) 1986-05-20

Family

ID=15252673

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56139757A Granted JPS5843023A (ja) 1981-09-07 1981-09-07 タイミング制御方式

Country Status (1)

Country Link
JP (1) JPS5843023A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63197312U (enrdf_load_stackoverflow) * 1987-06-08 1988-12-19
JPS6433721U (enrdf_load_stackoverflow) * 1987-08-25 1989-03-02
JPH0438020U (enrdf_load_stackoverflow) * 1990-07-27 1992-03-31

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63197312U (enrdf_load_stackoverflow) * 1987-06-08 1988-12-19
JPS6433721U (enrdf_load_stackoverflow) * 1987-08-25 1989-03-02
JPH0438020U (enrdf_load_stackoverflow) * 1990-07-27 1992-03-31

Also Published As

Publication number Publication date
JPS5843023A (ja) 1983-03-12

Similar Documents

Publication Publication Date Title
US5280584A (en) Two-way data transfer apparatus
EP0476990B1 (en) Dynamic bus arbitration
US6160562A (en) System and method for aligning an initial cache line of data read from local memory by an input/output device
EP2562653B1 (en) Method and system for terminating write commands in a hub-based memory system
JPS5847050B2 (ja) 入出力割込みシステム
JPS6131502B2 (enrdf_load_stackoverflow)
JPH036534B2 (enrdf_load_stackoverflow)
US5710892A (en) System and method for asynchronous dual bus conversion using double state machines
JPS6120024B2 (enrdf_load_stackoverflow)
JPH03177953A (ja) データ転送方式
JP2834298B2 (ja) データ処理装置及びデータ処理方法
US7519755B2 (en) Combined command and response on-chip data interface for a computer system chipset
KR0137841Y1 (ko) 멀티프로세서 시스템의 데이타 전송 제어 장치
CA1309503C (en) Selective receiver for each processor in a multiple processor system
JPS60142768A (ja) デ−タ転送装置
SU1257656A1 (ru) Устройство дл сопр жени цифровой вычислительной машины с внешним устройством
US6963961B1 (en) Increasing DSP efficiency by independent issuance of store address and data
JPH02211571A (ja) 情報処理装置
JP2645462B2 (ja) データ処理システム
JPH05108476A (ja) 主記憶制御装置
JPH0430616B2 (enrdf_load_stackoverflow)
KR100263670B1 (ko) 직접 기억 장소 접근 컨트롤러
JP2636937B2 (ja) 多段データバッファ転送回路
JP2555580B2 (ja) 記憶装置制御方式
JP2747353B2 (ja) アドレス発生装置