JPS61188637A - インサ−キツトエミユレ−タ - Google Patents
インサ−キツトエミユレ−タInfo
- Publication number
- JPS61188637A JPS61188637A JP60027813A JP2781385A JPS61188637A JP S61188637 A JPS61188637 A JP S61188637A JP 60027813 A JP60027813 A JP 60027813A JP 2781385 A JP2781385 A JP 2781385A JP S61188637 A JPS61188637 A JP S61188637A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- circuit emulator
- address
- buffer
- data bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60027813A JPS61188637A (ja) | 1985-02-15 | 1985-02-15 | インサ−キツトエミユレ−タ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60027813A JPS61188637A (ja) | 1985-02-15 | 1985-02-15 | インサ−キツトエミユレ−タ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61188637A true JPS61188637A (ja) | 1986-08-22 |
| JPH0137772B2 JPH0137772B2 (OSRAM) | 1989-08-09 |
Family
ID=12231409
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60027813A Granted JPS61188637A (ja) | 1985-02-15 | 1985-02-15 | インサ−キツトエミユレ−タ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61188637A (OSRAM) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02148228A (ja) * | 1988-11-30 | 1990-06-07 | Hioki Ee Corp | Cpuを含む電子機器の自己診断システム |
| JPH02148229A (ja) * | 1988-11-30 | 1990-06-07 | Hioki Ee Corp | Cpuを含む電子機器の自己診断システム |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50127533A (OSRAM) * | 1974-03-26 | 1975-10-07 | ||
| JPS5125947A (en) * | 1974-08-28 | 1976-03-03 | Hitachi Ltd | Tensodeeta no seijoseikakuninhoshiki |
| JPS576922A (en) * | 1980-06-17 | 1982-01-13 | Fuji Facom Corp | Working confirming system of digital output circuit |
-
1985
- 1985-02-15 JP JP60027813A patent/JPS61188637A/ja active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50127533A (OSRAM) * | 1974-03-26 | 1975-10-07 | ||
| JPS5125947A (en) * | 1974-08-28 | 1976-03-03 | Hitachi Ltd | Tensodeeta no seijoseikakuninhoshiki |
| JPS576922A (en) * | 1980-06-17 | 1982-01-13 | Fuji Facom Corp | Working confirming system of digital output circuit |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02148228A (ja) * | 1988-11-30 | 1990-06-07 | Hioki Ee Corp | Cpuを含む電子機器の自己診断システム |
| JPH02148229A (ja) * | 1988-11-30 | 1990-06-07 | Hioki Ee Corp | Cpuを含む電子機器の自己診断システム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0137772B2 (OSRAM) | 1989-08-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6516428B2 (en) | On-chip debug system | |
| US5047926A (en) | Development and debug tool for microcomputers | |
| US12007875B2 (en) | Chip having debug memory interface and debug method thereof | |
| JPH02224140A (ja) | 割込試験装置 | |
| US6263305B1 (en) | Software development supporting system and ROM emulation apparatus | |
| US7360117B1 (en) | In-circuit emulation debugger and method of operation thereof | |
| JP3200565B2 (ja) | マイクロプロセッサおよびその検査方法 | |
| JPS61188637A (ja) | インサ−キツトエミユレ−タ | |
| US7051237B2 (en) | Program-controlled unit | |
| JP7516974B2 (ja) | 電子機器用デバイス、電子機器用デバイスの制御方法および電子機器用デバイスの制御プログラム | |
| JPH0399334A (ja) | プログラム・ダウンロード式エミュレータ | |
| JP2765659B2 (ja) | データ処理装置の自己テスト方式 | |
| KR100205036B1 (ko) | 동기식 전송장치 감시제어용 자동 장애 및 성능정보 발생장치 | |
| JPH0827740B2 (ja) | デ−タ処理装置 | |
| JPH0512054A (ja) | システム開発装置 | |
| JPS6123263A (ja) | 試験方式 | |
| US7194401B2 (en) | Configuration for in-circuit emulation of a program-controlled unit | |
| KR0156061B1 (ko) | 마이크로프로세서보드의 검사장치 | |
| JPH05173830A (ja) | 異常動作検出方法、及びエミュレータ | |
| JPS60245052A (ja) | デ−タ処理システム | |
| JPS60195662A (ja) | システム開発装置 | |
| JPH07152603A (ja) | デバッグ装置 | |
| JPH0498555A (ja) | バス・インターフェース検査を行う電子機器 | |
| JPH0496831A (ja) | マイクロプロセッサ周辺回路検査装置 | |
| JPS60171543A (ja) | マイクロプロセツサ故障解折装置 |