JPS61173519A - 出力回路 - Google Patents
出力回路Info
- Publication number
- JPS61173519A JPS61173519A JP60014061A JP1406185A JPS61173519A JP S61173519 A JPS61173519 A JP S61173519A JP 60014061 A JP60014061 A JP 60014061A JP 1406185 A JP1406185 A JP 1406185A JP S61173519 A JPS61173519 A JP S61173519A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- type
- circuit
- line
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 101100508840 Daucus carota INV3 gene Proteins 0.000 abstract description 6
- 101150070189 CIN3 gene Proteins 0.000 abstract description 3
- 102100032035 Thioredoxin domain-containing protein 17 Human genes 0.000 abstract 3
- 101710088816 Thioredoxin domain-containing protein 17 Proteins 0.000 abstract 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 11
- 238000010586 diagram Methods 0.000 description 10
- 230000003321 amplification Effects 0.000 description 3
- 238000003199 nucleic acid amplification method Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000011144 upstream manufacturing Methods 0.000 description 2
- 101100113576 Arabidopsis thaliana CINV2 gene Proteins 0.000 description 1
- 101100286980 Daucus carota INV2 gene Proteins 0.000 description 1
- 241000238631 Hexapoda Species 0.000 description 1
- 101000760663 Hololena curta Mu-agatoxin-Hc1a Proteins 0.000 description 1
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
- H03K19/09429—Multistate logic one of the states being the high impedance or floating state
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60014061A JPS61173519A (ja) | 1985-01-28 | 1985-01-28 | 出力回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60014061A JPS61173519A (ja) | 1985-01-28 | 1985-01-28 | 出力回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61173519A true JPS61173519A (ja) | 1986-08-05 |
JPH0462499B2 JPH0462499B2 (enrdf_load_stackoverflow) | 1992-10-06 |
Family
ID=11850571
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60014061A Granted JPS61173519A (ja) | 1985-01-28 | 1985-01-28 | 出力回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61173519A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6380621A (ja) * | 1986-09-24 | 1988-04-11 | Nec Ic Microcomput Syst Ltd | 3−ステ−ト回路 |
JPH03230618A (ja) * | 1990-02-05 | 1991-10-14 | Nec Corp | 出力バッファ回路 |
WO2017169558A1 (ja) * | 2016-03-31 | 2017-10-05 | ザインエレクトロニクス株式会社 | 信号多重化装置 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5376719A (en) * | 1976-12-20 | 1978-07-07 | Fujitsu Ltd | Output buffer circuit with tri-state control |
-
1985
- 1985-01-28 JP JP60014061A patent/JPS61173519A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5376719A (en) * | 1976-12-20 | 1978-07-07 | Fujitsu Ltd | Output buffer circuit with tri-state control |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6380621A (ja) * | 1986-09-24 | 1988-04-11 | Nec Ic Microcomput Syst Ltd | 3−ステ−ト回路 |
JPH03230618A (ja) * | 1990-02-05 | 1991-10-14 | Nec Corp | 出力バッファ回路 |
WO2017169558A1 (ja) * | 2016-03-31 | 2017-10-05 | ザインエレクトロニクス株式会社 | 信号多重化装置 |
US10868531B2 (en) | 2016-03-31 | 2020-12-15 | Thine Electronics, Inc. | Signal-multiplexing device |
Also Published As
Publication number | Publication date |
---|---|
JPH0462499B2 (enrdf_load_stackoverflow) | 1992-10-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5396108A (en) | Latch controlled output driver | |
GB2193058A (en) | Four-state i/o control circuit | |
JPS6250916A (ja) | 最小遅延高速バスドライバ | |
JP3954238B2 (ja) | レジスタファイル | |
JPS61173519A (ja) | 出力回路 | |
US5892373A (en) | Distributed gated clock driver | |
US7449924B2 (en) | Latch-based serial port output buffer | |
JPS60254922A (ja) | 双対モ−ド論理回路 | |
JPH02125356A (ja) | 双方向性バッファ回路 | |
JPS60242724A (ja) | 集積論理回路 | |
JPS60172440U (ja) | 2モジユラスプリスケ−ラ | |
JPS62297916A (ja) | デ−タ入力回路 | |
JPH11163718A (ja) | 論理ゲート | |
KR900008721Y1 (ko) | 퍼스널 컴퓨터용 데이타 버스 제어회로 | |
JP3015460B2 (ja) | 半導体集積回路 | |
JPH049641Y2 (enrdf_load_stackoverflow) | ||
JPH03153122A (ja) | レベル変換回路 | |
JPS63240124A (ja) | 半導体集積回路装置 | |
JPH01141415A (ja) | 出力駆動回路 | |
JPH0562472A (ja) | 半導体記憶回路 | |
JPH09245494A (ja) | カスケード動作用半導体集積回路 | |
JP2002280879A (ja) | データラッチ装置 | |
JPS6037054A (ja) | シングルチツプ・マイクロコンピユ−タ | |
JPH06230989A (ja) | ディジタル信号のノイズ伝達防止装置 | |
JPH07106932A (ja) | バス出力回路 |