JPS6117030B2 - - Google Patents
Info
- Publication number
- JPS6117030B2 JPS6117030B2 JP17824881A JP17824881A JPS6117030B2 JP S6117030 B2 JPS6117030 B2 JP S6117030B2 JP 17824881 A JP17824881 A JP 17824881A JP 17824881 A JP17824881 A JP 17824881A JP S6117030 B2 JPS6117030 B2 JP S6117030B2
- Authority
- JP
- Japan
- Prior art keywords
- module
- signal
- modules
- control
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
- G06F13/37—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a physical-position-dependent priority, e.g. daisy chain, round robin or token passing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US20442380A | 1980-11-06 | 1980-11-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57108916A JPS57108916A (en) | 1982-07-07 |
JPS6117030B2 true JPS6117030B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1986-05-06 |
Family
ID=22757804
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17824881A Granted JPS57108916A (en) | 1980-11-06 | 1981-11-06 | Bus system |
Country Status (3)
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH047411U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1990-05-02 | 1992-01-23 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3685114D1 (de) * | 1986-10-30 | 1992-06-04 | Ibm | "daisy-chain"-konfiguration fuer buszugriff. |
EP0271626B1 (en) * | 1986-12-16 | 1992-03-04 | International Business Machines Corporation | Bypass mechanism for daisy chain connected units |
-
1981
- 1981-10-28 DE DE19813142665 patent/DE3142665A1/de not_active Withdrawn
- 1981-11-03 GB GB8133083A patent/GB2088598A/en not_active Withdrawn
- 1981-11-06 JP JP17824881A patent/JPS57108916A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH047411U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1990-05-02 | 1992-01-23 |
Also Published As
Publication number | Publication date |
---|---|
GB2088598A (en) | 1982-06-09 |
DE3142665A1 (de) | 1982-06-16 |
JPS57108916A (en) | 1982-07-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4630193A (en) | Time multiplexed processor bus | |
EP0476990A2 (en) | Dynamic bus arbitration | |
US4417244A (en) | Automatic path rearrangement for blocking switching matrix | |
JPS63116261A (ja) | デイジー・チエイン方式の入出力制御システム | |
EP0520837A2 (en) | Efficient arbiter | |
JPS6117030B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH11167560A (ja) | データ転送システム、このシステムに用いるスイッチング回路、アダプタ及びこのシステムを有する集積回路並びにデータ転送方法 | |
GB2110847A (en) | Method of establishing a rotating priority in a daisy chain | |
JPS59148952A (ja) | 優先順位回路 | |
US5481676A (en) | Arrangement for the decentralized control of access to a bus by units connected to the bus | |
EP0130471A2 (en) | Interface controller for connecting multiple asynchronous buses and data processing system including such controller | |
JPH04243460A (ja) | データ伝送装置 | |
KR100487218B1 (ko) | 칩 내장형 버스를 인터페이스하기 위한 장치 및 방법 | |
US4241419A (en) | Asynchronous digital data transmission system | |
JP2538874B2 (ja) | 共通バス調停方式 | |
JP3266610B2 (ja) | Dma転送方式 | |
JPH064401A (ja) | メモリアクセス回路 | |
SU941978A1 (ru) | Устройство дл обмена информацией | |
JPH04250553A (ja) | プログラマブルコントローラ | |
JP3309212B2 (ja) | ネットワークスイッチ装置 | |
JPS63188257A (ja) | バス獲得方式 | |
JPH054041Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS62226260A (ja) | 非同期式デ−タバスインタ−フエ−ス | |
JP2828995B2 (ja) | データ伝送装置 | |
KR910005479Y1 (ko) | Cpu간 통신을 위한 공유 입출력 포트회로 |