JPS61165900A - シフトレジスタ用フリップフロップ回路 - Google Patents
シフトレジスタ用フリップフロップ回路Info
- Publication number
- JPS61165900A JPS61165900A JP60006081A JP608185A JPS61165900A JP S61165900 A JPS61165900 A JP S61165900A JP 60006081 A JP60006081 A JP 60006081A JP 608185 A JP608185 A JP 608185A JP S61165900 A JPS61165900 A JP S61165900A
- Authority
- JP
- Japan
- Prior art keywords
- inverter
- circuit
- shift
- shift register
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010354 integration Effects 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Landscapes
- Shift Register Type Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60006081A JPS61165900A (ja) | 1985-01-17 | 1985-01-17 | シフトレジスタ用フリップフロップ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60006081A JPS61165900A (ja) | 1985-01-17 | 1985-01-17 | シフトレジスタ用フリップフロップ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61165900A true JPS61165900A (ja) | 1986-07-26 |
| JPH0422320B2 JPH0422320B2 (enExample) | 1992-04-16 |
Family
ID=11628602
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60006081A Granted JPS61165900A (ja) | 1985-01-17 | 1985-01-17 | シフトレジスタ用フリップフロップ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61165900A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5504703A (en) * | 1995-02-01 | 1996-04-02 | Loral Federal Systems Company | Single event upset hardened CMOS latch circuit |
-
1985
- 1985-01-17 JP JP60006081A patent/JPS61165900A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5504703A (en) * | 1995-02-01 | 1996-04-02 | Loral Federal Systems Company | Single event upset hardened CMOS latch circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0422320B2 (enExample) | 1992-04-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4088903A (en) | Bistable circuits | |
| US4894563A (en) | Output macrocell for programmable logic device | |
| JPH0249024B2 (enExample) | ||
| US4042840A (en) | Universal differential line driver integrated circuit | |
| JP2636749B2 (ja) | Xor回路と反転セレクタ回路及びこれらを用いた加算回路 | |
| US6242957B1 (en) | Master-slave type flip-flop | |
| US4297591A (en) | Electronic counter for electrical digital pulses | |
| JP2578817B2 (ja) | マイクロプロセツサ | |
| JPS61165900A (ja) | シフトレジスタ用フリップフロップ回路 | |
| JPH0473888B2 (enExample) | ||
| US3585410A (en) | Master-slave j-k flip-flop | |
| JPH05102312A (ja) | 半導体集積回路 | |
| JPS5920196B2 (ja) | 双方向性シフトレジスタ | |
| JPH05160684A (ja) | ラッチ回路 | |
| JPH0551209B2 (enExample) | ||
| JPH0654860B2 (ja) | フリップフロップ回路 | |
| KR100211078B1 (ko) | 하프 래치 회로 | |
| JPS6057779B2 (ja) | 出力バッファ回路 | |
| JPH11163718A (ja) | 論理ゲート | |
| JP2751387B2 (ja) | Ecl回路の入力回路 | |
| JPH0254617A (ja) | 入出力バッファ回路 | |
| JPS63302615A (ja) | デジタル集積回路 | |
| JPH05110415A (ja) | 3ステート出力回路 | |
| JPH05216818A (ja) | バス回路 | |
| JPH02210907A (ja) | フリップフロップ回路 |