JPS61161544A - キヤリ−信号伝搬回路 - Google Patents

キヤリ−信号伝搬回路

Info

Publication number
JPS61161544A
JPS61161544A JP60002328A JP232885A JPS61161544A JP S61161544 A JPS61161544 A JP S61161544A JP 60002328 A JP60002328 A JP 60002328A JP 232885 A JP232885 A JP 232885A JP S61161544 A JPS61161544 A JP S61161544A
Authority
JP
Japan
Prior art keywords
transistor
gate
drain
gates
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60002328A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0374417B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Masaru Uya
宇屋　優
Katsuyuki Kaneko
克幸 金子
Yoshihito Nishidou
西道　佳人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP60002328A priority Critical patent/JPS61161544A/ja
Publication of JPS61161544A publication Critical patent/JPS61161544A/ja
Publication of JPH0374417B2 publication Critical patent/JPH0374417B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3872—Precharge of output to prevent leakage
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3876—Alternation of true and inverted stages

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP60002328A 1985-01-10 1985-01-10 キヤリ−信号伝搬回路 Granted JPS61161544A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60002328A JPS61161544A (ja) 1985-01-10 1985-01-10 キヤリ−信号伝搬回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60002328A JPS61161544A (ja) 1985-01-10 1985-01-10 キヤリ−信号伝搬回路

Publications (2)

Publication Number Publication Date
JPS61161544A true JPS61161544A (ja) 1986-07-22
JPH0374417B2 JPH0374417B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-11-26

Family

ID=11526242

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60002328A Granted JPS61161544A (ja) 1985-01-10 1985-01-10 キヤリ−信号伝搬回路

Country Status (1)

Country Link
JP (1) JPS61161544A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPH0374417B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-11-26

Similar Documents

Publication Publication Date Title
US5892372A (en) Creating inversions in ripple domino logic
US6633992B1 (en) Generalized pre-charge clock circuit for pulsed domino gates
JPS61161544A (ja) キヤリ−信号伝搬回路
US4565934A (en) Dynamic clocking system using six clocks to achieve six delays
JPH03222518A (ja) 集積回路装置
JPS62125434A (ja) 同期式演算回路
JPH0546113A (ja) 半導体集積回路
JP2735268B2 (ja) Ｌｓｉの出力バッファ
JPH0983317A (ja) 短パルス除去回路
JP2699496B2 (ja) 出力回路
US6593778B1 (en) Zero detect circuit and method for high frequency integrated circuits
JP2569750B2 (ja) 同期型ドライバ回路
JPH0466136B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5821236Y2 (ja) 集積回路装置
JPH0638227B2 (ja) 比較論理回路
JPS6271097A (ja) 半導体集積回路
JP2000165247A (ja) データ一時記憶装置
JPH03283815A (ja) 出力バッファ回路
JPH04271516A (ja) 半導体集積回路装置
JPH11163718A (ja) 論理ゲート
JPH0329873A (ja) モード設定回路
JPH0642629B2 (ja) 相補性絶縁ゲ−ト型半導体回路
JPS60113527A (ja) 分周器
JPS63263943A (ja) デ−タバス回路
JPH01141415A (ja) 出力駆動回路

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term