JPH0374417B2 - - Google Patents
Info
- Publication number
- JPH0374417B2 JPH0374417B2 JP60002328A JP232885A JPH0374417B2 JP H0374417 B2 JPH0374417 B2 JP H0374417B2 JP 60002328 A JP60002328 A JP 60002328A JP 232885 A JP232885 A JP 232885A JP H0374417 B2 JPH0374417 B2 JP H0374417B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- drain
- gates
- transistors
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/386—Special constructional features
- G06F2207/3872—Precharge of output to prevent leakage
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/386—Special constructional features
- G06F2207/3876—Alternation of true and inverted stages
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60002328A JPS61161544A (ja) | 1985-01-10 | 1985-01-10 | キヤリ−信号伝搬回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60002328A JPS61161544A (ja) | 1985-01-10 | 1985-01-10 | キヤリ−信号伝搬回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61161544A JPS61161544A (ja) | 1986-07-22 |
| JPH0374417B2 true JPH0374417B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-11-26 |
Family
ID=11526242
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60002328A Granted JPS61161544A (ja) | 1985-01-10 | 1985-01-10 | キヤリ−信号伝搬回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61161544A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1985
- 1985-01-10 JP JP60002328A patent/JPS61161544A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61161544A (ja) | 1986-07-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61294699A (ja) | Cmosトランジスタ回路 | |
| WO2000076068A2 (en) | Single rail domino logic for four-phase clocking scheme | |
| US5874845A (en) | Non-overlapping clock phase splitter | |
| JPS6310612B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US6154077A (en) | Bistable flip-flop | |
| US6222404B1 (en) | Edge-triggered dual-rail dynamic flip-flop with an enhanced self-shut-off mechanism | |
| US5202908A (en) | Shift register | |
| JPH09180452A (ja) | メモリのアドレス遷移検出回路 | |
| JPH0374417B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US6404253B1 (en) | High speed, low setup time voltage sensing flip-flop | |
| JP2541244B2 (ja) | クロック発生回路 | |
| US4439691A (en) | Non-inverting shift register stage in MOS technology | |
| JP2569750B2 (ja) | 同期型ドライバ回路 | |
| JPH0456412A (ja) | Mos型論理回路 | |
| JPH0983317A (ja) | 短パルス除去回路 | |
| JPS61154313A (ja) | 出力インバ−タの貫通電流防止回路 | |
| JPS6271097A (ja) | 半導体集積回路 | |
| JPH0799428A (ja) | 多相クロック発生回路 | |
| JP3586099B2 (ja) | 半導体論理回路 | |
| JPH02186827A (ja) | 半導体集積回路 | |
| JPH07109856B2 (ja) | プログラマブル・ロジック・アレイ | |
| JPS61150193A (ja) | ラツチ回路 | |
| JPS59161913A (ja) | クロツクジエネレ−タ | |
| JPH08213884A (ja) | Mos型スタティックフリップフロップ | |
| JPH08307237A (ja) | バス接続回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |