JPS61148939A - フレ−ム同期方式 - Google Patents

フレ−ム同期方式

Info

Publication number
JPS61148939A
JPS61148939A JP59270957A JP27095784A JPS61148939A JP S61148939 A JPS61148939 A JP S61148939A JP 59270957 A JP59270957 A JP 59270957A JP 27095784 A JP27095784 A JP 27095784A JP S61148939 A JPS61148939 A JP S61148939A
Authority
JP
Japan
Prior art keywords
frame
frame synchronization
bit
data
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59270957A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0431211B2 (enExample
Inventor
Hirokazu Kobayashi
博和 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TRIO KENWOOD CORP
Kenwood KK
Original Assignee
TRIO KENWOOD CORP
Kenwood KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TRIO KENWOOD CORP, Kenwood KK filed Critical TRIO KENWOOD CORP
Priority to JP59270957A priority Critical patent/JPS61148939A/ja
Publication of JPS61148939A publication Critical patent/JPS61148939A/ja
Publication of JPH0431211B2 publication Critical patent/JPH0431211B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H04J3/0605—Special codes used as synchronising signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59270957A 1984-12-24 1984-12-24 フレ−ム同期方式 Granted JPS61148939A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59270957A JPS61148939A (ja) 1984-12-24 1984-12-24 フレ−ム同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59270957A JPS61148939A (ja) 1984-12-24 1984-12-24 フレ−ム同期方式

Publications (2)

Publication Number Publication Date
JPS61148939A true JPS61148939A (ja) 1986-07-07
JPH0431211B2 JPH0431211B2 (enExample) 1992-05-25

Family

ID=17493373

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59270957A Granted JPS61148939A (ja) 1984-12-24 1984-12-24 フレ−ム同期方式

Country Status (1)

Country Link
JP (1) JPS61148939A (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6411435A (en) * 1987-07-03 1989-01-17 Fujitsu Ltd Frame synchronization system
US5533039A (en) * 1993-09-22 1996-07-02 Storage Technology Corporation Fault tolerant fiber optic protocol for determining beginning of data
JPH08186554A (ja) * 1994-12-27 1996-07-16 Nec Corp 時分割多重伝送装置および復号化回路
JP2012156926A (ja) * 2011-01-28 2012-08-16 Fujitsu Semiconductor Ltd 送信装置、送信方法、受信装置、及び受信方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6411435A (en) * 1987-07-03 1989-01-17 Fujitsu Ltd Frame synchronization system
US5533039A (en) * 1993-09-22 1996-07-02 Storage Technology Corporation Fault tolerant fiber optic protocol for determining beginning of data
JPH08186554A (ja) * 1994-12-27 1996-07-16 Nec Corp 時分割多重伝送装置および復号化回路
JP2012156926A (ja) * 2011-01-28 2012-08-16 Fujitsu Semiconductor Ltd 送信装置、送信方法、受信装置、及び受信方法

Also Published As

Publication number Publication date
JPH0431211B2 (enExample) 1992-05-25

Similar Documents

Publication Publication Date Title
US5553103A (en) Circuit including a subtractor, an adder, and first and second clocked registers connected in series
US4481648A (en) Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks
JPS61148939A (ja) フレ−ム同期方式
US5832033A (en) Clock disturbance detection based on ratio of main clock and subclock periods
JP3217993B2 (ja) パリティチェック回路
JP2967649B2 (ja) 受信同期回路
JPH0118607B2 (enExample)
JP2591850B2 (ja) フレーム同期回路
SU1334377A1 (ru) Устройство дл обнаружени ошибок цифрового сигнала
JPH0531973B2 (enExample)
JPS61205040A (ja) フレ−ム同期検出装置
JPS61187439A (ja) デイジタル信号の同期回路
JPH01255334A (ja) 無相関検出型同期回路
JPS61219235A (ja) ユニ−クワ−ド検出回路
JPS61129947A (ja) 符号誤り検出回路
JPS61158232A (ja) 逐次的プリアンブル信号検出回路
JPS6254257B2 (enExample)
JPH0316054B2 (enExample)
JPS606143B2 (ja) 入力デ−タ状変検出回路
JPS63311829A (ja) 受信同期回路
JPS63151237A (ja) フレ−ム同期保護回路
JPH0730534A (ja) フレーム同期回路
JPS61172437A (ja) 符号誤り検出回路
JPH01137728A (ja) シリアル／パラレル変換の回路装置
JPS61236233A (ja) 伝送系監視装置