JPS61131140A - バツフア・メモリ・アクセス方式 - Google Patents

バツフア・メモリ・アクセス方式

Info

Publication number
JPS61131140A
JPS61131140A JP59252949A JP25294984A JPS61131140A JP S61131140 A JPS61131140 A JP S61131140A JP 59252949 A JP59252949 A JP 59252949A JP 25294984 A JP25294984 A JP 25294984A JP S61131140 A JPS61131140 A JP S61131140A
Authority
JP
Japan
Prior art keywords
way
access
buffer memory
address
tag
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59252949A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0321933B2 (enExample
Inventor
Noriyuki Toyoki
豊木　則行
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59252949A priority Critical patent/JPS61131140A/ja
Publication of JPS61131140A publication Critical patent/JPS61131140A/ja
Publication of JPH0321933B2 publication Critical patent/JPH0321933B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59252949A 1984-11-30 1984-11-30 バツフア・メモリ・アクセス方式 Granted JPS61131140A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59252949A JPS61131140A (ja) 1984-11-30 1984-11-30 バツフア・メモリ・アクセス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59252949A JPS61131140A (ja) 1984-11-30 1984-11-30 バツフア・メモリ・アクセス方式

Publications (2)

Publication Number Publication Date
JPS61131140A true JPS61131140A (ja) 1986-06-18
JPH0321933B2 JPH0321933B2 (enExample) 1991-03-25

Family

ID=17244399

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59252949A Granted JPS61131140A (ja) 1984-11-30 1984-11-30 バツフア・メモリ・アクセス方式

Country Status (1)

Country Link
JP (1) JPS61131140A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62194563A (ja) * 1986-02-21 1987-08-27 Hitachi Ltd バツフア記憶装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59112479A (ja) * 1982-12-17 1984-06-28 Fujitsu Ltd キヤツシユメモリの高速アクセス方式

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59112479A (ja) * 1982-12-17 1984-06-28 Fujitsu Ltd キヤツシユメモリの高速アクセス方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62194563A (ja) * 1986-02-21 1987-08-27 Hitachi Ltd バツフア記憶装置

Also Published As

Publication number Publication date
JPH0321933B2 (enExample) 1991-03-25

Similar Documents

Publication Publication Date Title
US5201036A (en) Data processor having wait state control unit
JPH03108042A (ja) 多重仮想空間アドレス制御方法および計算機システム
JPS6118226B2 (enExample)
US8332590B1 (en) Multi-stage command processing pipeline and method for shared cache access
JPS6215896B2 (enExample)
US6363460B1 (en) Memory paging control method
JPS61131140A (ja) バツフア・メモリ・アクセス方式
US5276853A (en) Cache system
US5510973A (en) Buffer storage control system
US6981103B2 (en) Cache memory control apparatus and processor
JPS59112479A (ja) キヤツシユメモリの高速アクセス方式
JP2636485B2 (ja) キャッシュ記憶装置
JPH0836525A (ja) 多重アクセスキャッシュ記憶装置
JPH01118941A (ja) メモリアクセス制御方式
JPS6010368A (ja) アドレス変換バツフア制御方式
JPH0743668B2 (ja) アクセス制御装置
JPS6145359A (ja) 情報処理装置
JPH01177145A (ja) 情報処理装置
JPS6391756A (ja) 記憶装置の部分書き込み命令処理方式
JPH07219845A (ja) キャッシュメモリ制御方式
JPH01305452A (ja) バッファ記憶装置のストア制御方式
JP2002169724A (ja) キャッシュメモリにおける部分無効化装置
JPS6267650A (ja) キヤツシユメモリ制御装置におけるストア処理方式
WO1995022110A1 (en) Write-read data operation for microprocessor
JPH01321534A (ja) キャッシュメモリ装置