JPS6111874A - 計算機間のデ−タ転送システム - Google Patents

計算機間のデ−タ転送システム

Info

Publication number
JPS6111874A
JPS6111874A JP59132408A JP13240884A JPS6111874A JP S6111874 A JPS6111874 A JP S6111874A JP 59132408 A JP59132408 A JP 59132408A JP 13240884 A JP13240884 A JP 13240884A JP S6111874 A JPS6111874 A JP S6111874A
Authority
JP
Japan
Prior art keywords
bus
microprocessor
channel device
channel
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59132408A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0236016B2 (enrdf_load_stackoverflow
Inventor
Minoru Koyama
実 小山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Fuji Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp, Fuji Electric Manufacturing Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP59132408A priority Critical patent/JPS6111874A/ja
Publication of JPS6111874A publication Critical patent/JPS6111874A/ja
Publication of JPH0236016B2 publication Critical patent/JPH0236016B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
JP59132408A 1984-06-27 1984-06-27 計算機間のデ−タ転送システム Granted JPS6111874A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59132408A JPS6111874A (ja) 1984-06-27 1984-06-27 計算機間のデ−タ転送システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59132408A JPS6111874A (ja) 1984-06-27 1984-06-27 計算機間のデ−タ転送システム

Publications (2)

Publication Number Publication Date
JPS6111874A true JPS6111874A (ja) 1986-01-20
JPH0236016B2 JPH0236016B2 (enrdf_load_stackoverflow) 1990-08-15

Family

ID=15080687

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59132408A Granted JPS6111874A (ja) 1984-06-27 1984-06-27 計算機間のデ−タ転送システム

Country Status (1)

Country Link
JP (1) JPS6111874A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6031492A (ja) * 1983-07-27 1985-02-18 フジテック株式会社 マンコンベアのハンドレ−ル支持案内装置
JP2013120545A (ja) * 2011-12-08 2013-06-17 Sharp Corp 画像形成装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6031492A (ja) * 1983-07-27 1985-02-18 フジテック株式会社 マンコンベアのハンドレ−ル支持案内装置
JP2013120545A (ja) * 2011-12-08 2013-06-17 Sharp Corp 画像形成装置

Also Published As

Publication number Publication date
JPH0236016B2 (enrdf_load_stackoverflow) 1990-08-15

Similar Documents

Publication Publication Date Title
US6078970A (en) System for determining adapter interrupt status where interrupt is sent to host after operating status stored in register is shadowed to host memory
JP2802043B2 (ja) クロック故障検出回路
JPS63255759A (ja) 制御システム
JPH0528860B2 (enrdf_load_stackoverflow)
JPS63255760A (ja) 制御システム
JP2001333137A (ja) 自主動作通信制御装置及び自主動作通信制御方法
JPS6111874A (ja) 計算機間のデ−タ転送システム
JP3399776B2 (ja) コンピュータおよびコンピュータにおける周辺デバイス制御データの転送方法
JP2522412B2 (ja) プログラマブルコントロ―ラと入出力装置の間の通信方法
JP2554423Y2 (ja) メモリ制御装置
JP2565916B2 (ja) メモリアクセス制御装置
JPS58169660A (ja) マルチプロセツサシステムの構成方法
WO2020182135A1 (zh) 一种通信方法及通信系统
US6505276B1 (en) Processing-function-provided packet-type memory system and method for controlling the same
JPH01175056A (ja) プログラム転送方式
JP3156669B2 (ja) 演算処理機能付パケット型メモリシステムの制御方法
JPS585824A (ja) チヤネル間デ−タ転送方式
JPH01251267A (ja) データ転送システム
TW531701B (en) Method to operate a processor bus
JP2573790B2 (ja) 転送制御装置
JPH04132550U (ja) マルチプロセツサシステム
JPH03262063A (ja) Ｄｍａ転送のバス制御回路
JPS59201153A (ja) スタンドアロン型画像処理システムのホスト接続方式
JPH10312354A (ja) 割り込み処理システム
JPH0650494B2 (ja) 入出力制御装置におけるデータ転送方式