JPS6084654A - デ−タ転送処理方式 - Google Patents

デ−タ転送処理方式

Info

Publication number
JPS6084654A
JPS6084654A JP17562683A JP17562683A JPS6084654A JP S6084654 A JPS6084654 A JP S6084654A JP 17562683 A JP17562683 A JP 17562683A JP 17562683 A JP17562683 A JP 17562683A JP S6084654 A JPS6084654 A JP S6084654A
Authority
JP
Japan
Prior art keywords
bus
signal
data transfer
latch
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17562683A
Other languages
English (en)
Japanese (ja)
Other versions
JPS648865B2 (enrdf_load_stackoverflow
Inventor
Osamu Katakura
片倉　修
Osamu Wada
修 和田
Toru Ando
安藤　融
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Panafacom Ltd
Original Assignee
Fujitsu Ltd
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Panafacom Ltd filed Critical Fujitsu Ltd
Priority to JP17562683A priority Critical patent/JPS6084654A/ja
Publication of JPS6084654A publication Critical patent/JPS6084654A/ja
Publication of JPS648865B2 publication Critical patent/JPS648865B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP17562683A 1983-09-21 1983-09-21 デ−タ転送処理方式 Granted JPS6084654A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17562683A JPS6084654A (ja) 1983-09-21 1983-09-21 デ−タ転送処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17562683A JPS6084654A (ja) 1983-09-21 1983-09-21 デ−タ転送処理方式

Publications (2)

Publication Number Publication Date
JPS6084654A true JPS6084654A (ja) 1985-05-14
JPS648865B2 JPS648865B2 (enrdf_load_stackoverflow) 1989-02-15

Family

ID=15999371

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17562683A Granted JPS6084654A (ja) 1983-09-21 1983-09-21 デ−タ転送処理方式

Country Status (1)

Country Link
JP (1) JPS6084654A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPWO2022004679A1 (enrdf_load_stackoverflow) 2020-06-30 2022-01-06

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5396950U (enrdf_load_stackoverflow) * 1977-01-10 1978-08-07

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5396950U (enrdf_load_stackoverflow) * 1977-01-10 1978-08-07

Also Published As

Publication number Publication date
JPS648865B2 (enrdf_load_stackoverflow) 1989-02-15

Similar Documents

Publication Publication Date Title
US4504906A (en) Multiprocessor system
US5019966A (en) Dual processors using busy signal for controlling transfer for predetermined length data when receiving processor is processing previously received data
US4464749A (en) Bi-directional token flow system
JPS5847050B2 (ja) 入出力割込みシステム
JPS6084654A (ja) デ−タ転送処理方式
JPH08202677A (ja) マイクロコントローラ
JP2700956B2 (ja) データ伝送装置
JPH04323755A (ja) Ｄｍａ装置
JPS62226260A (ja) 非同期式デ−タバスインタ−フエ−ス
JPH08180027A (ja) 調停回路
JPS589618B2 (ja) デ−タ伝送方式
JPS63147253A (ja) 装置間データ転送方式
JPS6059464A (ja) バスリクエスト制御方式
JPH023345B2 (enrdf_load_stackoverflow)
JP2645462B2 (ja) データ処理システム
JPH0573484A (ja) 情報処理システム
JPH0119672B2 (enrdf_load_stackoverflow)
JPH03171245A (ja) Ｄｍａ制御方式
JPS59123026A (ja) 非同期バスにおける応答信号出力方式
JPS63144637A (ja) デ−タ伝送装置
JPS59158655A (ja) 直列順序送信装置
JPS6069764A (ja) バス延長回路
JPS61136400A (ja) タイムスロツト変換装置
JPS6251856A (ja) デ−タ受信装置
JPH077954B2 (ja) 制御装置