JPS6077237A - バツフア・メモリ制御回路 - Google Patents

バツフア・メモリ制御回路

Info

Publication number
JPS6077237A
JPS6077237A JP58185547A JP18554783A JPS6077237A JP S6077237 A JPS6077237 A JP S6077237A JP 58185547 A JP58185547 A JP 58185547A JP 18554783 A JP18554783 A JP 18554783A JP S6077237 A JPS6077237 A JP S6077237A
Authority
JP
Japan
Prior art keywords
data
ram
write
memory
end signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58185547A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6323582B2 (enExample
Inventor
Kiichi Matsuda
松田　喜一
Toshihiro Honma
敏弘 本間
Makoto Hiraoka
誠 平岡
Yoshiji Nishizawa
西沢　美次
Toshitaka Tsuda
俊隆 津田
Hideo Kuroda
英夫 黒田
Naoki Takegawa
直樹 武川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
NTT Inc
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP58185547A priority Critical patent/JPS6077237A/ja
Publication of JPS6077237A publication Critical patent/JPS6077237A/ja
Publication of JPS6323582B2 publication Critical patent/JPS6323582B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/16—Multiplexed systems, i.e. using two or more similar devices which are alternately accessed for enqueue and dequeue operations, e.g. ping-pong buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Controls And Circuits For Display Device (AREA)
JP58185547A 1983-10-04 1983-10-04 バツフア・メモリ制御回路 Granted JPS6077237A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58185547A JPS6077237A (ja) 1983-10-04 1983-10-04 バツフア・メモリ制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58185547A JPS6077237A (ja) 1983-10-04 1983-10-04 バツフア・メモリ制御回路

Publications (2)

Publication Number Publication Date
JPS6077237A true JPS6077237A (ja) 1985-05-01
JPS6323582B2 JPS6323582B2 (enExample) 1988-05-17

Family

ID=16172712

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58185547A Granted JPS6077237A (ja) 1983-10-04 1983-10-04 バツフア・メモリ制御回路

Country Status (1)

Country Link
JP (1) JPS6077237A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01180625A (ja) * 1988-01-12 1989-07-18 Fujitsu Ltd 速度変換回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01180625A (ja) * 1988-01-12 1989-07-18 Fujitsu Ltd 速度変換回路

Also Published As

Publication number Publication date
JPS6323582B2 (enExample) 1988-05-17

Similar Documents

Publication Publication Date Title
JPH0785547B2 (ja) フレーム変換器
JPS6077237A (ja) バツフア・メモリ制御回路
JPH02226419A (ja) データ配列変換制御方式
JP2970513B2 (ja) 半導体記憶装置およびその制御方法
JPS6039988A (ja) 画像信号変換装置
JP2795100B2 (ja) 画像圧縮回路並びに画像伸長回路
JPH04360425A (ja) 半導体記憶装置
JPS6145370A (ja) デ−タ処理装置におけるバツフアメモリ装置
JP2504143B2 (ja) フレ―ム変換回路
JPS6398075A (ja) フイ−ドバツクフレ−ム間演算回路
JPH0352714B2 (enExample)
JPH02114732A (ja) フレーム変換回路
JPS59224944A (ja) デ−タ転送方式
JPS6129069Y2 (enExample)
JPH0447892A (ja) 画像符号化装置のユーザーデータ多重化方式
JPS6263792U (enExample)
JPS6384345A (ja) デ−タ受信回路
JPS614393A (ja) 時間スイツチ回路
JPH027150A (ja) メモリ面切替え制御方式
JPH05334223A (ja) チャネル装置およびそのフレーム送受信方法
JPS61156089A (ja) 表示装置
JPS60218134A (ja) パイプライン演算モジュ−ル
JPH0443596B2 (enExample)
JPS6394786A (ja) 映像信号処理装置
JPH0485380U (enExample)