JPS6074750A - 通信回線インタフェ−ス折返し方式 - Google Patents

通信回線インタフェ−ス折返し方式

Info

Publication number
JPS6074750A
JPS6074750A JP58180454A JP18045483A JPS6074750A JP S6074750 A JPS6074750 A JP S6074750A JP 58180454 A JP58180454 A JP 58180454A JP 18045483 A JP18045483 A JP 18045483A JP S6074750 A JPS6074750 A JP S6074750A
Authority
JP
Japan
Prior art keywords
section
signal
circuit
interface
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58180454A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0115217B2 (enrdf_load_stackoverflow
Inventor
Yoshio Sano
佐野　好男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58180454A priority Critical patent/JPS6074750A/ja
Publication of JPS6074750A publication Critical patent/JPS6074750A/ja
Publication of JPH0115217B2 publication Critical patent/JPH0115217B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/50—Testing arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
JP58180454A 1983-09-30 1983-09-30 通信回線インタフェ−ス折返し方式 Granted JPS6074750A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58180454A JPS6074750A (ja) 1983-09-30 1983-09-30 通信回線インタフェ−ス折返し方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58180454A JPS6074750A (ja) 1983-09-30 1983-09-30 通信回線インタフェ−ス折返し方式

Publications (2)

Publication Number Publication Date
JPS6074750A true JPS6074750A (ja) 1985-04-27
JPH0115217B2 JPH0115217B2 (enrdf_load_stackoverflow) 1989-03-16

Family

ID=16083503

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58180454A Granted JPS6074750A (ja) 1983-09-30 1983-09-30 通信回線インタフェ−ス折返し方式

Country Status (1)

Country Link
JP (1) JPS6074750A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH063159U (ja) * 1992-06-25 1994-01-18 積水樹脂株式会社 陳列用ステージ

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5494249A (en) * 1978-01-09 1979-07-25 Hitachi Ltd Communication control unit
JPS5579551A (en) * 1978-12-12 1980-06-16 Toshiba Corp Communication controller

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5494249A (en) * 1978-01-09 1979-07-25 Hitachi Ltd Communication control unit
JPS5579551A (en) * 1978-12-12 1980-06-16 Toshiba Corp Communication controller

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH063159U (ja) * 1992-06-25 1994-01-18 積水樹脂株式会社 陳列用ステージ

Also Published As

Publication number Publication date
JPH0115217B2 (enrdf_load_stackoverflow) 1989-03-16

Similar Documents

Publication Publication Date Title
US3906484A (en) Decoder input circuit for receiving asynchronous data bit streams
JPS6074750A (ja) 通信回線インタフェ−ス折返し方式
JP3252229B2 (ja) デジタル・データ送信システム
US4939729A (en) Process for the switching of asynchronous digital signals and device for the implementation of this process
JPH04150631A (ja) 誤り検出回路
JP2549472Y2 (ja) フレーム同期保護回路
JPH0411060B2 (enrdf_load_stackoverflow)
JPH04318732A (ja) 回線インタフェース装置
JPH03192993A (ja) ボタン電話装置
JP3411197B2 (ja) 回線終端装置
JPS59205644A (ja) 入出力制御回路
JPS59186451A (ja) デ−タ伝送方式
JPH0451103B2 (enrdf_load_stackoverflow)
JPS6142466B2 (enrdf_load_stackoverflow)
JPH0815275B2 (ja) 複数装置間相互のデータ伝送システムおよびデータ伝送方法
JPS58131816A (ja) 同期パタ−ン発生回路
JPS61128653A (ja) ディジタル情報受信再生装置
JPS63226121A (ja) 直並列変換回路
JPH0137886B2 (enrdf_load_stackoverflow)
JPH0438174B2 (enrdf_load_stackoverflow)
JPH01255334A (ja) 無相関検出型同期回路
JPS6059894A (ja) 通信システム
JPH0230256A (ja) 双方向シリアル通信方式
JPS62213350A (ja) ピンポン伝送方式における信号伝送方法
JPS63305637A (ja) 同期信号転送方法