JPS6068448A - 複数計算機システムの共通メモリ制御方式 - Google Patents

複数計算機システムの共通メモリ制御方式

Info

Publication number
JPS6068448A
JPS6068448A JP58174587A JP17458783A JPS6068448A JP S6068448 A JPS6068448 A JP S6068448A JP 58174587 A JP58174587 A JP 58174587A JP 17458783 A JP17458783 A JP 17458783A JP S6068448 A JPS6068448 A JP S6068448A
Authority
JP
Japan
Prior art keywords
signal
memory
bus
data
common memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58174587A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0351017B2 (ref
Inventor
Akira Hoshino
星野　公
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Fuji Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp, Fuji Electric Manufacturing Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP58174587A priority Critical patent/JPS6068448A/ja
Publication of JPS6068448A publication Critical patent/JPS6068448A/ja
Publication of JPH0351017B2 publication Critical patent/JPH0351017B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP58174587A 1983-09-21 1983-09-21 複数計算機システムの共通メモリ制御方式 Granted JPS6068448A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58174587A JPS6068448A (ja) 1983-09-21 1983-09-21 複数計算機システムの共通メモリ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58174587A JPS6068448A (ja) 1983-09-21 1983-09-21 複数計算機システムの共通メモリ制御方式

Publications (2)

Publication Number Publication Date
JPS6068448A true JPS6068448A (ja) 1985-04-19
JPH0351017B2 JPH0351017B2 (ref) 1991-08-05

Family

ID=15981164

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58174587A Granted JPS6068448A (ja) 1983-09-21 1983-09-21 複数計算機システムの共通メモリ制御方式

Country Status (1)

Country Link
JP (1) JPS6068448A (ref)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62128341A (ja) * 1985-11-29 1987-06-10 Yokogawa Electric Corp ２ポ−トメモリへのアクセス制御方式
JPS62297962A (ja) * 1986-06-17 1987-12-25 Fujitsu Ltd メモリの共通領域アクセス制御方式

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62128341A (ja) * 1985-11-29 1987-06-10 Yokogawa Electric Corp ２ポ−トメモリへのアクセス制御方式
JPS62297962A (ja) * 1986-06-17 1987-12-25 Fujitsu Ltd メモリの共通領域アクセス制御方式

Also Published As

Publication number Publication date
JPH0351017B2 (ref) 1991-08-05

Similar Documents

Publication Publication Date Title
CN104508645B (zh) 用于使用多个子锁来控制对具有读取器‑写入器锁的共享数据结构的访问的系统和方法
JPS608972A (ja) マルチプロセツサシステム
US20180217752A1 (en) Flash controller and control method for flash controller
JPH0619760B2 (ja) 情報処理装置
US20150074316A1 (en) Reflective memory bridge for external computing nodes
JPS6068448A (ja) 複数計算機システムの共通メモリ制御方式
JPS60173655A (ja) マルチプロセツサのメモリ方式
US20070050567A1 (en) Multiple Processor System and Method Establishing Exclusive Control
JP2710587B2 (ja) 情報処理システム
JPS5834856B2 (ja) キオクセイギヨソウチ
JP3304503B2 (ja) ２重系マルチプロセッサシステム
JP3219422B2 (ja) キャッシュメモリ制御方式
JP3049125B2 (ja) Ｃｐｕ間割込み制御装置
JPH113274A (ja) メモリアクセス制御方式
CN121501722A (zh) 一种用于多核系统中的硬件访问控制装置
JPS63211058A (ja) 共有メモリのアクセス制御装置
JP2973227B2 (ja) 排他制御命令実行方法
JPH01300365A (ja) マルチプロセッサシステムの排他制御方式
JPH0374759A (ja) マルチプロセッサシステム
JPS6298453A (ja) 共有メモリ制御方式
JPS5975354A (ja) プロセッサ装置
JPH08221279A (ja) 外部割り込み信号処理装置
JPH01290189A (ja) デュアルポートｒａｍの制御回路
JPS6034144B2 (ja) 記憶装置アクセスのロック方式
JPS6341973A (ja) マルチプロセツサシステム