JPS6051963A - 入出力処理装置 - Google Patents

入出力処理装置

Info

Publication number
JPS6051963A
JPS6051963A JP58160028A JP16002883A JPS6051963A JP S6051963 A JPS6051963 A JP S6051963A JP 58160028 A JP58160028 A JP 58160028A JP 16002883 A JP16002883 A JP 16002883A JP S6051963 A JPS6051963 A JP S6051963A
Authority
JP
Japan
Prior art keywords
data
input
buffer
output
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58160028A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0219497B2 (enrdf_load_stackoverflow
Inventor
Yoshiro Kamata
鎌田　好郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58160028A priority Critical patent/JPS6051963A/ja
Publication of JPS6051963A publication Critical patent/JPS6051963A/ja
Publication of JPH0219497B2 publication Critical patent/JPH0219497B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP58160028A 1983-08-30 1983-08-30 入出力処理装置 Granted JPS6051963A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58160028A JPS6051963A (ja) 1983-08-30 1983-08-30 入出力処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58160028A JPS6051963A (ja) 1983-08-30 1983-08-30 入出力処理装置

Publications (2)

Publication Number Publication Date
JPS6051963A true JPS6051963A (ja) 1985-03-23
JPH0219497B2 JPH0219497B2 (enrdf_load_stackoverflow) 1990-05-02

Family

ID=15706393

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58160028A Granted JPS6051963A (ja) 1983-08-30 1983-08-30 入出力処理装置

Country Status (1)

Country Link
JP (1) JPS6051963A (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5099649A (enrdf_load_stackoverflow) * 1973-12-29 1975-08-07
JPS54139438A (en) * 1978-04-21 1979-10-29 Toshiba Corp Input terminal control unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5099649A (enrdf_load_stackoverflow) * 1973-12-29 1975-08-07
JPS54139438A (en) * 1978-04-21 1979-10-29 Toshiba Corp Input terminal control unit

Also Published As

Publication number Publication date
JPH0219497B2 (enrdf_load_stackoverflow) 1990-05-02

Similar Documents

Publication Publication Date Title
US5132973A (en) Testable embedded RAM arrays for bus transaction buffering
JPH0776932B2 (ja) デ−タ伝送方式
JPS6051963A (ja) 入出力処理装置
JP2918019B2 (ja) シングルチップマイクロプロセッサのテスト回路
JPS6238953A (ja) 部分書込みアクセスを圧縮する主記憶装置
JPH01239485A (ja) 大規模集積回路
JP2821176B2 (ja) 情報処理装置
JPH01158554A (ja) Ｄｍａ装置を備えたデータ処理システム
JPS6048569A (ja) 入出力処理装置
JPH0793243A (ja) チャネル装置
JPS59103153A (ja) デ−タ処理装置
JPH02183332A (ja) プログラムド制御方式
JPS5827531B2 (ja) デ−タ伝送システムに於けるシステム動作制御装置
JPS59112351A (ja) メモリ装置制御方式
JPS63282559A (ja) デ−タ転送方式
JPS6235950A (ja) メモリ間のデ−タ転送方式
JP2007200025A (ja) データ処理システム、アクセス制御方法、その装置およびそのプログラム
JPS58149540A (ja) 制御記憶装置
JP2001109660A (ja) マイクロコントローラ
JPS60114949A (ja) 記憶装置
JPH06208539A (ja) 高速データ転送方式
JPS63146143A (ja) 記憶装置の転送制御方式
JPS6381547A (ja) キヤツシユメモリアクセス方式
JPH04333953A (ja) バンクメモリ制御方式
JP2002269034A (ja) データ転送方法及び装置