JPS6049443A - ラッチ回路 - Google Patents
ラッチ回路Info
- Publication number
- JPS6049443A JPS6049443A JP59078826A JP7882684A JPS6049443A JP S6049443 A JPS6049443 A JP S6049443A JP 59078826 A JP59078826 A JP 59078826A JP 7882684 A JP7882684 A JP 7882684A JP S6049443 A JPS6049443 A JP S6049443A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- circuit
- node
- coupled
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 description 12
- 238000012360 testing method Methods 0.000 description 12
- 230000009977 dual effect Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000000295 complement effect Effects 0.000 description 2
- 230000001627 detrimental effect Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318552—Clock circuits details
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
- H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356017—Bistable circuits using additional transistors in the input circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356017—Bistable circuits using additional transistors in the input circuit
- H03K3/356052—Bistable circuits using additional transistors in the input circuit using pass gates
- H03K3/35606—Bistable circuits using additional transistors in the input circuit using pass gates with synchronous operation
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Shift Register Type Memory (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US51933883A | 1983-08-01 | 1983-08-01 | |
| US519338 | 1983-08-01 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6049443A true JPS6049443A (ja) | 1985-03-18 |
| JPH0325817B2 JPH0325817B2 (enExample) | 1991-04-09 |
Family
ID=24067873
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59078826A Granted JPS6049443A (ja) | 1983-08-01 | 1984-04-20 | ラッチ回路 |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP0137165B1 (enExample) |
| JP (1) | JPS6049443A (enExample) |
| DE (1) | DE3471855D1 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB9417591D0 (en) * | 1994-09-01 | 1994-10-19 | Inmos Ltd | Scan testable double edge triggered scan cell |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4004170A (en) * | 1975-04-29 | 1977-01-18 | International Business Machines Corporation | MOSFET latching driver |
| US3993919A (en) * | 1975-06-27 | 1976-11-23 | Ibm Corporation | Programmable latch and other circuits for logic arrays |
-
1984
- 1984-04-20 JP JP59078826A patent/JPS6049443A/ja active Granted
- 1984-07-27 EP EP19840108920 patent/EP0137165B1/en not_active Expired
- 1984-07-27 DE DE8484108920T patent/DE3471855D1/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| EP0137165A1 (en) | 1985-04-17 |
| DE3471855D1 (en) | 1988-07-07 |
| JPH0325817B2 (enExample) | 1991-04-09 |
| EP0137165B1 (en) | 1988-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0580633B2 (enExample) | ||
| KR101074424B1 (ko) | 고속 저전력 클록 게이티드 로직 회로 | |
| US7301372B2 (en) | Domino logic compatible scannable flip-flop | |
| JPH02226589A (ja) | 半導体記憶装置 | |
| JP2583521B2 (ja) | 半導体集積回路 | |
| US6377098B1 (en) | CMOS latch having a selectable feedback path | |
| JP3157683B2 (ja) | 半導体集積回路の静止時電流測定法、半導体集積回路 | |
| US5789956A (en) | Low power flip-flop | |
| JPS6049443A (ja) | ラッチ回路 | |
| JPS61165884A (ja) | 半導体メモリ装置 | |
| JPH0766669B2 (ja) | デコーダバッファ回路 | |
| JPH0547129B2 (enExample) | ||
| JP3225528B2 (ja) | レジスタ回路 | |
| JPS61287315A (ja) | 半導体集積回路 | |
| JP3580484B2 (ja) | クロックパルス発生器、空間光変調器およびディスプレイ | |
| JPS594328A (ja) | Mos論理回路 | |
| JPH0448277A (ja) | 半導体集積回路 | |
| JP2000295081A (ja) | レジスタ回路及びラッチ回路 | |
| JP2600923B2 (ja) | 半導体集積回路装置 | |
| JPH063679B2 (ja) | 半導体装置の制御回路 | |
| JPH0468714A (ja) | 半導体集積回路装置 | |
| JP2569750B2 (ja) | 同期型ドライバ回路 | |
| JPH04307809A (ja) | Rsフリップフロップ | |
| JP3258045B2 (ja) | 半導体集積回路 | |
| JP2734590B2 (ja) | 同期式プログラマブル・ロジックアレイ |