JPS6048542A - パワ−セ−ブ方式 - Google Patents
パワ−セ−ブ方式Info
- Publication number
- JPS6048542A JPS6048542A JP58155414A JP15541483A JPS6048542A JP S6048542 A JPS6048542 A JP S6048542A JP 58155414 A JP58155414 A JP 58155414A JP 15541483 A JP15541483 A JP 15541483A JP S6048542 A JPS6048542 A JP S6048542A
- Authority
- JP
- Japan
- Prior art keywords
- microprocessor
- memory
- programmable read
- power
- mpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58155414A JPS6048542A (ja) | 1983-08-25 | 1983-08-25 | パワ−セ−ブ方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58155414A JPS6048542A (ja) | 1983-08-25 | 1983-08-25 | パワ−セ−ブ方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6048542A true JPS6048542A (ja) | 1985-03-16 |
| JPS6325375B2 JPS6325375B2 (show.php) | 1988-05-25 |
Family
ID=15605470
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58155414A Granted JPS6048542A (ja) | 1983-08-25 | 1983-08-25 | パワ−セ−ブ方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6048542A (show.php) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0649757A (ja) * | 1992-05-08 | 1994-02-22 | Kenji Murasawa | ワッペン・マーク及びその製造方法 |
-
1983
- 1983-08-25 JP JP58155414A patent/JPS6048542A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0649757A (ja) * | 1992-05-08 | 1994-02-22 | Kenji Murasawa | ワッペン・マーク及びその製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6325375B2 (show.php) | 1988-05-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4694393A (en) | Peripheral unit for a microprocessor system | |
| JPH03144879A (ja) | 携帯型半導体記憶装置 | |
| JPS6048542A (ja) | パワ−セ−ブ方式 | |
| US6631467B1 (en) | Microcomputer timing control circuit provided with internal reset signal generator triggered by external reset signal | |
| JP3187324B2 (ja) | 電気的に書き換え可能なromの書き込み方法 | |
| SU1275455A2 (ru) | Устройство дл управлени выводом данных в старт-стопном режиме | |
| JP2970225B2 (ja) | 入出力回路 | |
| JPS6053399B2 (ja) | メモリコントロ−ル装置 | |
| JP2001318907A (ja) | フラッシュメモリ内蔵マイクロコンピュータ | |
| US6088271A (en) | Method and apparatus for transferring signal to circuit without waveform distortion | |
| JPH11328089A (ja) | Pciバスインタフェース用デバイスにおけるid情報書き込み回路 | |
| US5889706A (en) | Apparatus for and method of terminal setting of integrated circuit | |
| JPH03225516A (ja) | 集積回路 | |
| JPS63165984A (ja) | 着脱式ramカ−ドの電源制御インタフエ−ス回路 | |
| JPH02136921A (ja) | レジスタアクセス方式 | |
| JPS5925320B2 (ja) | 共有記憶装置の制御装置 | |
| JP2000339063A (ja) | 通信装置 | |
| JPS6336022B2 (show.php) | ||
| JPH10208487A (ja) | 不揮発性メモリ | |
| JPS6365554A (ja) | デ−タ転送方法 | |
| JPH0378196A (ja) | 半導体集積回路 | |
| JPH1152021A (ja) | 半導体集積回路装置の試験方法及び半導体集積回路装置 | |
| JPH06175961A (ja) | 入出力アドレス自動設定装置 | |
| JPS58171556U (ja) | パネル制御装置 | |
| JPH0362218A (ja) | 電子ディスクサブシステム |