JPS60236209A - 半導体装置およびその製造方法 - Google Patents

半導体装置およびその製造方法

Info

Publication number
JPS60236209A
JPS60236209A JP60092161A JP9216185A JPS60236209A JP S60236209 A JPS60236209 A JP S60236209A JP 60092161 A JP60092161 A JP 60092161A JP 9216185 A JP9216185 A JP 9216185A JP S60236209 A JPS60236209 A JP S60236209A
Authority
JP
Japan
Prior art keywords
wafer
parallel
crystallographic
plane
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60092161A
Other languages
English (en)
Japanese (ja)
Inventor
ルボミル レオン ジヤストルゼフスキー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RCA Corp
Original Assignee
RCA Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by RCA Corp filed Critical RCA Corp
Publication of JPS60236209A publication Critical patent/JPS60236209A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Computer Hardware Design (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Bipolar Transistors (AREA)
  • Recrystallisation Techniques (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP60092161A 1984-04-30 1985-04-26 半導体装置およびその製造方法 Pending JPS60236209A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US60384884A 1984-04-30 1984-04-30
US603848 1984-04-30

Publications (1)

Publication Number Publication Date
JPS60236209A true JPS60236209A (ja) 1985-11-25

Family

ID=24417179

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60092161A Pending JPS60236209A (ja) 1984-04-30 1985-04-26 半導体装置およびその製造方法

Country Status (6)

Country Link
JP (1) JPS60236209A (it)
DE (1) DE3514691A1 (it)
IN (1) IN162554B (it)
IT (1) IT1184438B (it)
SE (1) SE8501967L (it)
YU (1) YU45712B (it)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005005633A (ja) * 2003-06-16 2005-01-06 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58162027A (ja) * 1982-03-19 1983-09-26 Matsushita Electronics Corp 半導体ウエハ
JPS59167011A (ja) * 1983-02-01 1984-09-20 Mitsubishi Electric Corp 半導体ウエハ

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3965453A (en) * 1974-12-27 1976-06-22 Bell Telephone Laboratories, Incorporated Piezoresistor effects in semiconductor resistors
JPS58139420A (ja) * 1982-02-15 1983-08-18 Nippon Telegr & Teleph Corp <Ntt> 化合物半導体集積回路基板

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58162027A (ja) * 1982-03-19 1983-09-26 Matsushita Electronics Corp 半導体ウエハ
JPS59167011A (ja) * 1983-02-01 1984-09-20 Mitsubishi Electric Corp 半導体ウエハ

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005005633A (ja) * 2003-06-16 2005-01-06 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
JP4557508B2 (ja) * 2003-06-16 2010-10-06 パナソニック株式会社 半導体装置
US7893501B2 (en) 2003-06-16 2011-02-22 Panasonic Corporation Semiconductor device including MISFET having internal stress film
US8203186B2 (en) 2003-06-16 2012-06-19 Panasonic Corporation Semiconductor device including a stress film
US8383486B2 (en) 2003-06-16 2013-02-26 Panasonic Corporation Method of manufacturing a semiconductor device including a stress film

Also Published As

Publication number Publication date
IN162554B (it) 1988-06-11
SE8501967D0 (sv) 1985-04-23
IT8520324A0 (it) 1985-04-12
IT1184438B (it) 1987-10-28
SE8501967L (sv) 1985-10-31
YU45712B (sh) 1992-07-20
DE3514691A1 (de) 1985-10-31
YU67185A (en) 1988-08-31

Similar Documents

Publication Publication Date Title
US5171703A (en) Device and substrate orientation for defect reduction and transistor length and width increase
KR0136742B1 (ko) 실리콘 기판상의 오염물질을 쉽게 제거할 수 있는 반도체 디바이스 제조 방법
CA1088217A (en) Method of manufacturing semiconductor devices in which oxide regions are formed by an oxidation mask disposed directly on a substrate damaged by ion implantation
US6258695B1 (en) Dislocation suppression by carbon incorporation
JP2003163216A (ja) エピタキシャルシリコンウエハおよびその製造方法
JPH03295235A (ja) エピタキシャルウェーハの製造方法
JP2998330B2 (ja) Simox基板及びその製造方法
JPS60236209A (ja) 半導体装置およびその製造方法
US6537895B1 (en) Method of forming shallow trench isolation in a silicon wafer
JP4790211B2 (ja) Soi基板と半導体基板及びその製造方法
JPH04130731A (ja) 半導体集積回路装置の製造方法
JPH05326467A (ja) 半導体基板及びその製造方法
US7632735B2 (en) Process for manufacturing silicon-on-insulator substrate
JPH0468770B2 (it)
JPS58131748A (ja) 半導体装置の製造方法
US10510870B2 (en) Techniques for forming device having etch-resistant isolation oxide
JPH0239436A (ja) 半導体装置の製造方法
JPH04333238A (ja) 基板
KR890004873B1 (ko) 반도체 웨이퍼의 초기 산소농도
KR20000001331A (ko) 반도체 장치 제조방법
GB2131748A (en) Silicon etch process
JPS60198735A (ja) 半導体装置の製造方法
JPH0396223A (ja) Soi構造の形成方法
JPS60164316A (ja) 半導体薄膜の形成方法
JPH0529310A (ja) 半導体装置の製造方法