JPS60213149A - 同期回路 - Google Patents

同期回路

Info

Publication number
JPS60213149A
JPS60213149A JP59068508A JP6850884A JPS60213149A JP S60213149 A JPS60213149 A JP S60213149A JP 59068508 A JP59068508 A JP 59068508A JP 6850884 A JP6850884 A JP 6850884A JP S60213149 A JPS60213149 A JP S60213149A
Authority
JP
Japan
Prior art keywords
frame
synchronization
bit
counter
polarity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59068508A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0316053B2 (enrdf_load_stackoverflow
Inventor
Hiroyuki Sugawara
菅原　弘幸
Kazunari Kuritani
栗谷　和成
Yoshinori Rokugo
六郷　義典
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NEC Miyagi Ltd
Original Assignee
NEC Corp
NEC Miyagi Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, NEC Miyagi Ltd, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP59068508A priority Critical patent/JPS60213149A/ja
Publication of JPS60213149A publication Critical patent/JPS60213149A/ja
Publication of JPH0316053B2 publication Critical patent/JPH0316053B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/08—Speed or phase control by synchronisation signals the synchronisation signals recurring cyclically

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59068508A 1984-04-06 1984-04-06 同期回路 Granted JPS60213149A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59068508A JPS60213149A (ja) 1984-04-06 1984-04-06 同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59068508A JPS60213149A (ja) 1984-04-06 1984-04-06 同期回路

Publications (2)

Publication Number Publication Date
JPS60213149A true JPS60213149A (ja) 1985-10-25
JPH0316053B2 JPH0316053B2 (enrdf_load_stackoverflow) 1991-03-04

Family

ID=13375716

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59068508A Granted JPS60213149A (ja) 1984-04-06 1984-04-06 同期回路

Country Status (1)

Country Link
JP (1) JPS60213149A (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5011517A (enrdf_load_stackoverflow) * 1973-05-31 1975-02-06
JPS57171862A (en) * 1981-04-16 1982-10-22 Fujitsu Ltd Synchronizing circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5011517A (enrdf_load_stackoverflow) * 1973-05-31 1975-02-06
JPS57171862A (en) * 1981-04-16 1982-10-22 Fujitsu Ltd Synchronizing circuit

Also Published As

Publication number Publication date
JPH0316053B2 (enrdf_load_stackoverflow) 1991-03-04

Similar Documents

Publication Publication Date Title
US4920535A (en) Demultiplexer system
JP4207329B2 (ja) フレーム同期回路
US3798378A (en) Frame synchronization system
EP0178622B1 (en) Timing recovery circuit for manchester coded data
JPH0771060B2 (ja) フレーム同期保護回路
JPS60213149A (ja) 同期回路
JPH0149062B2 (enrdf_load_stackoverflow)
CA2052811C (en) Framing bit sequence detection in digital data communication systems
JP3038866B2 (ja) データ伝送方式
US20030072328A1 (en) Framing data in a control circuit
JP3290331B2 (ja) ブロック同期処理回路
JPH0614640B2 (ja) フレ−ム同期回路
JPS5937752A (ja) フレ−ム同期方式
JPS58107753A (ja) 受信信号フレ−ム同期回路
JPH0818549A (ja) マルチフレーム同期保護回路
JP2680962B2 (ja) フレーム同期回路
JPH0221183B2 (enrdf_load_stackoverflow)
JPS6326429B2 (enrdf_load_stackoverflow)
JPS6248826A (ja) フレ−ム同期方式
JP2655624B2 (ja) フレ−ム同期検出回路
JPH05110555A (ja) 並列形フレーム同期回路
JPH065832B2 (ja) 受信同期回路
JPH0437335A (ja) マルチフレーム同期復帰方式
JPH05167573A (ja) 同期はずれ検出装置
JPH05136779A (ja) 同期検出回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees