JPS6017541A - エラ−チエツク機能のテスト制御方式 - Google Patents

エラ−チエツク機能のテスト制御方式

Info

Publication number
JPS6017541A
JPS6017541A JP58056714A JP5671483A JPS6017541A JP S6017541 A JPS6017541 A JP S6017541A JP 58056714 A JP58056714 A JP 58056714A JP 5671483 A JP5671483 A JP 5671483A JP S6017541 A JPS6017541 A JP S6017541A
Authority
JP
Japan
Prior art keywords
error
pseudo
circuit
data
cause
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58056714A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0434180B2 (enrdf_load_stackoverflow
Inventor
Tomoharu Hoshino
星野　智春
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58056714A priority Critical patent/JPS6017541A/ja
Publication of JPS6017541A publication Critical patent/JPS6017541A/ja
Publication of JPH0434180B2 publication Critical patent/JPH0434180B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
JP58056714A 1983-03-31 1983-03-31 エラ−チエツク機能のテスト制御方式 Granted JPS6017541A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58056714A JPS6017541A (ja) 1983-03-31 1983-03-31 エラ−チエツク機能のテスト制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58056714A JPS6017541A (ja) 1983-03-31 1983-03-31 エラ−チエツク機能のテスト制御方式

Publications (2)

Publication Number Publication Date
JPS6017541A true JPS6017541A (ja) 1985-01-29
JPH0434180B2 JPH0434180B2 (enrdf_load_stackoverflow) 1992-06-05

Family

ID=13035145

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58056714A Granted JPS6017541A (ja) 1983-03-31 1983-03-31 エラ−チエツク機能のテスト制御方式

Country Status (1)

Country Link
JP (1) JPS6017541A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03260735A (ja) * 1990-03-09 1991-11-20 Fujitsu Ltd パリティ検出回路の動作確認方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS567126A (en) * 1979-06-28 1981-01-24 Nec Corp Initializing system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS567126A (en) * 1979-06-28 1981-01-24 Nec Corp Initializing system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03260735A (ja) * 1990-03-09 1991-11-20 Fujitsu Ltd パリティ検出回路の動作確認方式

Also Published As

Publication number Publication date
JPH0434180B2 (enrdf_load_stackoverflow) 1992-06-05

Similar Documents

Publication Publication Date Title
EP1224548B1 (en) System and method improving fault isolation and diagnosis in computers
US4231089A (en) Data processing system with apparatus for correcting microinstruction errors
JPS61265641A (ja) エラ−検出回路の動作を検証する装置
JPS6017541A (ja) エラ−チエツク機能のテスト制御方式
JPH05307488A (ja) データ転送の異常検出装置
JP2513615B2 (ja) Ｅｃｃ回路付記憶装置
JPS6037934B2 (ja) 記憶装置の診断方式
JPS62226353A (ja) Ｒａｓ回路付記憶装置
JP2000163273A (ja) メモリ誤り訂正・検出回路試験システムおよび試験方法
JPH0752398B2 (ja) チェック回路の診断装置
JPH06274421A (ja) データ保証方式
JPS63753A (ja) メモリエラ−訂正・検出回路の試験方式
JP2900550B2 (ja) ビットエラー検出訂正回路
JPH05108385A (ja) エラー訂正回路診断方式
JPS6261974B2 (enrdf_load_stackoverflow)
JPS61208134A (ja) 情報処理装置におけるエラ−検出方式
JPS60101649A (ja) 電子計算機の診断装置
JPH0778754B2 (ja) 情報処理装置
JPH0540583A (ja) 情報処理システム
JPS58175193A (ja) Ｅｃｃ機能検査方式
JPH05289946A (ja) メモリ制御方式
JPS6381531A (ja) マイクロプログラム制御方式
JPS6022771B2 (ja) デ−タ誤り検出訂正回路の診断方式
JPS63177240A (ja) メモリ診断制御方式
JPS62144250A (ja) 誤り訂正回路を有する情報処理装置