JPS60169971A - マルチプロセツサシステム - Google Patents
マルチプロセツサシステムInfo
- Publication number
- JPS60169971A JPS60169971A JP59025160A JP2516084A JPS60169971A JP S60169971 A JPS60169971 A JP S60169971A JP 59025160 A JP59025160 A JP 59025160A JP 2516084 A JP2516084 A JP 2516084A JP S60169971 A JPS60169971 A JP S60169971A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- signal
- common memory
- processors
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59025160A JPS60169971A (ja) | 1984-02-15 | 1984-02-15 | マルチプロセツサシステム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59025160A JPS60169971A (ja) | 1984-02-15 | 1984-02-15 | マルチプロセツサシステム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60169971A true JPS60169971A (ja) | 1985-09-03 |
| JPH024934B2 JPH024934B2 (esLanguage) | 1990-01-31 |
Family
ID=12158265
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59025160A Granted JPS60169971A (ja) | 1984-02-15 | 1984-02-15 | マルチプロセツサシステム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60169971A (esLanguage) |
-
1984
- 1984-02-15 JP JP59025160A patent/JPS60169971A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH024934B2 (esLanguage) | 1990-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5125081A (en) | Inter-configuration changing controller based upon the connection and configuration information among plurality of clusters and the global storage | |
| US4819232A (en) | Fault-tolerant multiprocessor arrangement | |
| US3470542A (en) | Modular system design | |
| CA1158737A (en) | Shared synchronous memory multiprocessing arrangement | |
| JPH0135374B2 (esLanguage) | ||
| CA1178378A (en) | High-speed external memory system | |
| EP0026648A2 (en) | Digital data transfer apparatus | |
| US3673575A (en) | Microprogrammed common control unit with double format control words | |
| JPS60169971A (ja) | マルチプロセツサシステム | |
| JPH03668B2 (esLanguage) | ||
| JP3266610B2 (ja) | Dma転送方式 | |
| JP2581080B2 (ja) | デバック用マイクロプロセッサ | |
| JPH04263333A (ja) | メモリ二重化方式 | |
| JPS60123952A (ja) | 入出力制御方式 | |
| JPH01239485A (ja) | 大規模集積回路 | |
| RU1807495C (ru) | Устройство дл сопр жени процессоров | |
| JPH0773140A (ja) | 共用レジスタの回路構造およびそのデータ伝送方法 | |
| JP2000231512A (ja) | 高速メモリコピー方法およびコピー回路 | |
| JPH0736178B2 (ja) | メモリ制御装置 | |
| JPS60169970A (ja) | マルチプロセツサシステム | |
| JPH02183332A (ja) | プログラムド制御方式 | |
| JPH01261767A (ja) | データ通信方式 | |
| JPH0782463B2 (ja) | 通信制御装置 | |
| JPH0664561B2 (ja) | 同時書込み回路 | |
| JPS63261451A (ja) | マルチポ−トメモリコントロ−ラ |