JPS60141043A - タイミング信号再生方式 - Google Patents

タイミング信号再生方式

Info

Publication number
JPS60141043A
JPS60141043A JP58247194A JP24719483A JPS60141043A JP S60141043 A JPS60141043 A JP S60141043A JP 58247194 A JP58247194 A JP 58247194A JP 24719483 A JP24719483 A JP 24719483A JP S60141043 A JPS60141043 A JP S60141043A
Authority
JP
Japan
Prior art keywords
phase
output
circuit
clock
differentiation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58247194A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0568137B2 (enrdf_load_stackoverflow
Inventor
Takeo Kusama
草間　武夫
Masato Hirai
正人 平井
Takeshi Shimanuki
島貫　猛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58247194A priority Critical patent/JPS60141043A/ja
Publication of JPS60141043A publication Critical patent/JPS60141043A/ja
Publication of JPH0568137B2 publication Critical patent/JPH0568137B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58247194A 1983-12-28 1983-12-28 タイミング信号再生方式 Granted JPS60141043A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58247194A JPS60141043A (ja) 1983-12-28 1983-12-28 タイミング信号再生方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58247194A JPS60141043A (ja) 1983-12-28 1983-12-28 タイミング信号再生方式

Publications (2)

Publication Number Publication Date
JPS60141043A true JPS60141043A (ja) 1985-07-26
JPH0568137B2 JPH0568137B2 (enrdf_load_stackoverflow) 1993-09-28

Family

ID=17159841

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58247194A Granted JPS60141043A (ja) 1983-12-28 1983-12-28 タイミング信号再生方式

Country Status (1)

Country Link
JP (1) JPS60141043A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62101152A (ja) * 1985-10-29 1987-05-11 Hitachi Denshi Ltd タイミング信号再生方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62101152A (ja) * 1985-10-29 1987-05-11 Hitachi Denshi Ltd タイミング信号再生方式

Also Published As

Publication number Publication date
JPH0568137B2 (enrdf_load_stackoverflow) 1993-09-28

Similar Documents

Publication Publication Date Title
JPH10107623A (ja) 変換装置および方法、並びに、ｐｌｌ演算装置および方法
EP0200370B1 (en) Digital signal reproducing circuit
EP0805438A3 (en) Servo circuit, digital PLL circuit and optical disk device
US4592075A (en) Phase-shift keying demodulator
JP2000230947A (ja) デジタル位相制御ループにおける周波数検出方法
JPS60141043A (ja) タイミング信号再生方式
US5612938A (en) Correcting recorded marks and land lengths taken from an optical disk
JP3357208B2 (ja) 同期信号発生装置
JP3175714B2 (ja) クロック同期回路
JPS5918756Y2 (ja) 自動位相制御装置
JPH0528659A (ja) デイジタル信号再生装置
JP3123612B2 (ja) 時間軸補正装置
JPH07201137A (ja) 位相同期ループのロック検出方法及びロック検出装置
JPS6058620B2 (ja) 位相同期回路
JP2000101554A (ja) サンプリングクロック再生回路
JPS5975743A (ja) クロツク再生回路
JPS5989052A (ja) ビツト同期回路
JPH01117451A (ja) 復調回路
JPS63263827A (ja) 位相同期信号発生回路
JPS61276440A (ja) タイミング再生回路
JPS628863B2 (enrdf_load_stackoverflow)
JPS63272146A (ja) デ−タ再生装置
JPH0256780A (ja) Ｆｍ磁気記録用復調回路
JPH08149044A (ja) スペクトラム拡散受信装置
JPS6217307B2 (enrdf_load_stackoverflow)