JPH0568137B2 - - Google Patents
Info
- Publication number
- JPH0568137B2 JPH0568137B2 JP58247194A JP24719483A JPH0568137B2 JP H0568137 B2 JPH0568137 B2 JP H0568137B2 JP 58247194 A JP58247194 A JP 58247194A JP 24719483 A JP24719483 A JP 24719483A JP H0568137 B2 JPH0568137 B2 JP H0568137B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- output
- circuit
- clock
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000001514 detection method Methods 0.000 claims description 26
- 230000001360 synchronised effect Effects 0.000 claims description 15
- 238000007493 shaping process Methods 0.000 claims description 12
- 230000003321 amplification Effects 0.000 claims description 10
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 10
- 230000003111 delayed effect Effects 0.000 claims description 5
- 238000011069 regeneration method Methods 0.000 claims description 5
- 230000001934 delay Effects 0.000 claims 1
- 238000000034 method Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 3
- 230000010363 phase shift Effects 0.000 description 3
- 230000008929 regeneration Effects 0.000 description 3
- 230000000630 rising effect Effects 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 230000001172 regenerating effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58247194A JPS60141043A (ja) | 1983-12-28 | 1983-12-28 | タイミング信号再生方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58247194A JPS60141043A (ja) | 1983-12-28 | 1983-12-28 | タイミング信号再生方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60141043A JPS60141043A (ja) | 1985-07-26 |
| JPH0568137B2 true JPH0568137B2 (enrdf_load_stackoverflow) | 1993-09-28 |
Family
ID=17159841
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58247194A Granted JPS60141043A (ja) | 1983-12-28 | 1983-12-28 | タイミング信号再生方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60141043A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62101152A (ja) * | 1985-10-29 | 1987-05-11 | Hitachi Denshi Ltd | タイミング信号再生方式 |
-
1983
- 1983-12-28 JP JP58247194A patent/JPS60141043A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60141043A (ja) | 1985-07-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4730347A (en) | Method and apparatus for reducing jitter in a synchronous digital train for the purpose of recovering its bit rate | |
| EP0290851A2 (en) | Synchronizing clock signal generator | |
| JPH0568137B2 (enrdf_load_stackoverflow) | ||
| US4633487A (en) | Automatic phasing apparatus for synchronizing digital data and timing signals | |
| US3688211A (en) | Phase detector for oscillator synchronization | |
| US5610952A (en) | Synchronization signal generating device | |
| JPS5974757A (ja) | 同期信号検出回路 | |
| JPS6247030B2 (enrdf_load_stackoverflow) | ||
| JPS58209252A (ja) | 符号識別再生回路 | |
| RU1838884C (ru) | Цифровой демодул тор сигналов фазоразностной модул ции первого и второго пор дка | |
| JP2600668B2 (ja) | クロツク再生回路 | |
| JP2000101554A (ja) | サンプリングクロック再生回路 | |
| JPS58129864A (ja) | 位相変調信号の復調装置 | |
| JPS5975743A (ja) | クロツク再生回路 | |
| JPH07201137A (ja) | 位相同期ループのロック検出方法及びロック検出装置 | |
| JPS5918756Y2 (ja) | 自動位相制御装置 | |
| JP2514819B2 (ja) | 搬送波再生装置 | |
| JPS61276440A (ja) | タイミング再生回路 | |
| JPS6384347A (ja) | 位相検出信号発生回路 | |
| JPS628863B2 (enrdf_load_stackoverflow) | ||
| JPS5989052A (ja) | ビツト同期回路 | |
| JPS61257031A (ja) | 再生中継器のタイミングクロツク発生回路 | |
| JPH01117451A (ja) | 復調回路 | |
| JPS6217307B2 (enrdf_load_stackoverflow) | ||
| JPH0817323B2 (ja) | 位相比較回路 |