JPS60110117A - アラインメントマ−クを備えた薄板状物体およびこの物体を使用するアラインメント装置 - Google Patents
アラインメントマ−クを備えた薄板状物体およびこの物体を使用するアラインメント装置Info
- Publication number
- JPS60110117A JPS60110117A JP58217111A JP21711183A JPS60110117A JP S60110117 A JPS60110117 A JP S60110117A JP 58217111 A JP58217111 A JP 58217111A JP 21711183 A JP21711183 A JP 21711183A JP S60110117 A JPS60110117 A JP S60110117A
- Authority
- JP
- Japan
- Prior art keywords
- reticle
- wafer
- alignment
- alignment mark
- marks
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7073—Alignment marks and their environment
- G03F9/7084—Position of mark on substrate, i.e. position in (x, y, z) of mark, e.g. buried or resist covered mark, mark on rearside, at the substrate edge, in the circuit area, latent image mark, marks in plural levels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58217111A JPS60110117A (ja) | 1983-11-19 | 1983-11-19 | アラインメントマ−クを備えた薄板状物体およびこの物体を使用するアラインメント装置 |
US06/553,814 US4620785A (en) | 1982-12-01 | 1983-11-21 | Sheet-like member having alignment marks and an alignment apparatus for the same |
GB08331675A GB2133536B (en) | 1982-12-01 | 1983-11-28 | Sensing alignment |
DE3348224A DE3348224C2 (en, 2012) | 1982-12-01 | 1983-11-29 | |
DE19833343206 DE3343206A1 (de) | 1982-12-01 | 1983-11-29 | Mit ausrichtungsmarken versehenes blattfoermiges element sowie ausrichtungsvorrichtung fuer dasselbe |
FR838319126A FR2541471B1 (fr) | 1982-12-01 | 1983-11-30 | Element en forme de feuille a aligner sur un autre element presentant une zone dessinee, et appareil et reticule pour l'alignement de ces elements |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58217111A JPS60110117A (ja) | 1983-11-19 | 1983-11-19 | アラインメントマ−クを備えた薄板状物体およびこの物体を使用するアラインメント装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60110117A true JPS60110117A (ja) | 1985-06-15 |
JPH0429214B2 JPH0429214B2 (en, 2012) | 1992-05-18 |
Family
ID=16699018
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58217111A Granted JPS60110117A (ja) | 1982-12-01 | 1983-11-19 | アラインメントマ−クを備えた薄板状物体およびこの物体を使用するアラインメント装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60110117A (en, 2012) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61166026A (ja) * | 1984-12-19 | 1986-07-26 | Fujitsu Ltd | 位置合わせ方法 |
JPS63291431A (ja) * | 1987-05-25 | 1988-11-29 | Matsushita Electronics Corp | 半導体装置 |
US12128737B2 (en) | 2018-11-19 | 2024-10-29 | Kautex Textron Gmbh & Co. Kg | Headliner trim and method for producing a headliner trim |
-
1983
- 1983-11-19 JP JP58217111A patent/JPS60110117A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61166026A (ja) * | 1984-12-19 | 1986-07-26 | Fujitsu Ltd | 位置合わせ方法 |
JPS63291431A (ja) * | 1987-05-25 | 1988-11-29 | Matsushita Electronics Corp | 半導体装置 |
US12128737B2 (en) | 2018-11-19 | 2024-10-29 | Kautex Textron Gmbh & Co. Kg | Headliner trim and method for producing a headliner trim |
Also Published As
Publication number | Publication date |
---|---|
JPH0429214B2 (en, 2012) | 1992-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0466335B1 (en) | Process of manufacturing semiconductor devices | |
JP3445100B2 (ja) | 位置検出方法及び位置検出装置 | |
JPH08250399A (ja) | 走査型露光装置 | |
JPH06204105A (ja) | 露光方法 | |
JPH0616476B2 (ja) | パターン露光方法 | |
US4620785A (en) | Sheet-like member having alignment marks and an alignment apparatus for the same | |
JP3461708B2 (ja) | アライメントマーク装置 | |
US6489067B2 (en) | Reticle for manufacturing semiconductor integrated circuit | |
JP3624919B2 (ja) | 露光方法 | |
JPS6348422B2 (en, 2012) | ||
JPS60110117A (ja) | アラインメントマ−クを備えた薄板状物体およびこの物体を使用するアラインメント装置 | |
US6097102A (en) | Reticle, semiconductor wafer, and semiconductor chip | |
JPH06232027A (ja) | 投影露光装置 | |
JPH0743312A (ja) | 表面状態検査装置及び該装置を備える露光装置 | |
JP2004279166A (ja) | 位置検出装置 | |
JPS59101829A (ja) | アライメントマ−クの配置方法 | |
JP3198718B2 (ja) | 投影露光装置及びそれを用いた半導体素子の製造方法 | |
JPH08339959A (ja) | 位置合わせ方法 | |
JPH10312049A (ja) | レチクル | |
JPS61123139A (ja) | アライメント装置 | |
JP2727784B2 (ja) | 縮小投影露光装置用レティクル | |
JPH04209518A (ja) | 位置ずれ計測方法、及び露光装置の精度確認方法 | |
JP3624920B2 (ja) | 露光方法 | |
JPH0387013A (ja) | 半導体装置の製造方法 | |
JP2987899B2 (ja) | 位置合わせ方法 |