JPS60110067A - 簡易型メモリデ−タ転送装置 - Google Patents

簡易型メモリデ−タ転送装置

Info

Publication number
JPS60110067A
JPS60110067A JP21909483A JP21909483A JPS60110067A JP S60110067 A JPS60110067 A JP S60110067A JP 21909483 A JP21909483 A JP 21909483A JP 21909483 A JP21909483 A JP 21909483A JP S60110067 A JPS60110067 A JP S60110067A
Authority
JP
Japan
Prior art keywords
dma
cpu
controller
bus
data transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP21909483A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6337418B2 (ref
Inventor
Shunji Morita
森田　俊二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP21909483A priority Critical patent/JPS60110067A/ja
Publication of JPS60110067A publication Critical patent/JPS60110067A/ja
Publication of JPS6337418B2 publication Critical patent/JPS6337418B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP21909483A 1983-11-21 1983-11-21 簡易型メモリデ−タ転送装置 Granted JPS60110067A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21909483A JPS60110067A (ja) 1983-11-21 1983-11-21 簡易型メモリデ−タ転送装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21909483A JPS60110067A (ja) 1983-11-21 1983-11-21 簡易型メモリデ−タ転送装置

Publications (2)

Publication Number Publication Date
JPS60110067A true JPS60110067A (ja) 1985-06-15
JPS6337418B2 JPS6337418B2 (ref) 1988-07-25

Family

ID=16730161

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21909483A Granted JPS60110067A (ja) 1983-11-21 1983-11-21 簡易型メモリデ−タ転送装置

Country Status (1)

Country Link
JP (1) JPS60110067A (ref)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6484942A (en) * 1987-09-25 1989-03-30 Nec Corp Packet buffer control system
US7284082B2 (en) * 2004-08-19 2007-10-16 Lsi Corporation Controller apparatus and method for improved data transfer

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55150032A (en) * 1979-05-14 1980-11-21 Fujitsu Ltd Data transfer system
JPS564826A (en) * 1979-06-25 1981-01-19 Matsushita Electric Ind Co Ltd Electronic computer
JPS5759220A (en) * 1980-09-26 1982-04-09 Toshiba Corp Data transfer system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55150032A (en) * 1979-05-14 1980-11-21 Fujitsu Ltd Data transfer system
JPS564826A (en) * 1979-06-25 1981-01-19 Matsushita Electric Ind Co Ltd Electronic computer
JPS5759220A (en) * 1980-09-26 1982-04-09 Toshiba Corp Data transfer system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6484942A (en) * 1987-09-25 1989-03-30 Nec Corp Packet buffer control system
US7284082B2 (en) * 2004-08-19 2007-10-16 Lsi Corporation Controller apparatus and method for improved data transfer

Also Published As

Publication number Publication date
JPS6337418B2 (ref) 1988-07-25

Similar Documents

Publication Publication Date Title
JP3688835B2 (ja) データ記憶システム及び同システムに適用するデータ転送方法
US3997896A (en) Data processing system providing split bus cycle operation
US3995258A (en) Data processing system having a data integrity technique
US4658350A (en) Extended addressing apparatus and method for direct storage access devices
JPS6142049A (ja) デ−タ処理システム
US4620279A (en) Data transfer system
JPS60110067A (ja) 簡易型メモリデ−タ転送装置
JPH0612190A (ja) 磁気ディスク制御方式
JPS6162961A (ja) 入出力機器
WO1984000221A1 (en) A high performance multi-processor system
JPS6326753A (ja) メモリ−バス制御方法
JPS63292356A (ja) Ｄｍａ制御装置
JPH0351943A (ja) 高速バスと低速バスのバスライン共用化方式
JPS6381557A (ja) デユアルポ−トメモリ
JPS626367A (ja) ネツトワ−ク制御装置
JPS588336A (ja) デ−タ転送方法
JPH04112222A (ja) 半導体ファイルメモリ装置
JPS63244160A (ja) バス制御方式
JPH06161947A (ja) コンピュータシステム
JPS61131152A (ja) Ｄｍａバツフア制御方式
JPH04205452A (ja) Ｄｍａコントローラ
JPS62143158A (ja) Ｄｍａコントロ−ラによるデ−タ転送制御方法
JPS6184706A (ja) プログラマブルコントロ−ラ
JPH06161945A (ja) メモリデータ転送装置
JPS6341973A (ja) マルチプロセツサシステム