JPS60110063A - コンピュ−タのデ−タ転送制御装置 - Google Patents

コンピュ−タのデ−タ転送制御装置

Info

Publication number
JPS60110063A
JPS60110063A JP21899483A JP21899483A JPS60110063A JP S60110063 A JPS60110063 A JP S60110063A JP 21899483 A JP21899483 A JP 21899483A JP 21899483 A JP21899483 A JP 21899483A JP S60110063 A JPS60110063 A JP S60110063A
Authority
JP
Japan
Prior art keywords
host
processing unit
central processing
terminal
side central
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP21899483A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6252341B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Kotaro Hoshino
星野 幸太郎
Hironobu Tsutsumi
堤 広宣
Shizuo Nakazawa
中沢 静男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP21899483A priority Critical patent/JPS60110063A/ja
Publication of JPS60110063A publication Critical patent/JPS60110063A/ja
Publication of JPS6252341B2 publication Critical patent/JPS6252341B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP21899483A 1983-11-21 1983-11-21 コンピュ−タのデ−タ転送制御装置 Granted JPS60110063A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21899483A JPS60110063A (ja) 1983-11-21 1983-11-21 コンピュ−タのデ−タ転送制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21899483A JPS60110063A (ja) 1983-11-21 1983-11-21 コンピュ−タのデ−タ転送制御装置

Publications (2)

Publication Number Publication Date
JPS60110063A true JPS60110063A (ja) 1985-06-15
JPS6252341B2 JPS6252341B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-11-05

Family

ID=16728597

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21899483A Granted JPS60110063A (ja) 1983-11-21 1983-11-21 コンピュ−タのデ−タ転送制御装置

Country Status (1)

Country Link
JP (1) JPS60110063A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62172439A (ja) * 1986-01-24 1987-07-29 Fuji Electric Co Ltd プリント板未実装検出方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62172439A (ja) * 1986-01-24 1987-07-29 Fuji Electric Co Ltd プリント板未実装検出方式

Also Published As

Publication number Publication date
JPS6252341B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-11-05

Similar Documents

Publication Publication Date Title
US6279048B1 (en) System wake-up based on joystick movement
KR101038840B1 (ko) Usb 키보드로부터의 컴퓨터 시스템 파워업 개시
KR950010529B1 (ko) 프로세서간 통신을 위한 메모리 공유 장치
JPS60110063A (ja) コンピュ−タのデ−タ転送制御装置
JP3076239B2 (ja) オンボード書込制御方法
JPS60110059A (ja) コンピュ−タのデ−タ転送制御装置
JP2965642B2 (ja) 拡張ユニットの接続確認方式
KR900016882A (ko) 프로그램머블 로직 콘트롤러의 시스템
KR950022612A (ko) 이중화 장치의 이중화 보드상에서의 에러 감지 장치 및 처리 방법
JPS60173631A (ja) 制御プログラム切換え方式
JPS6229822B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS63165984A (ja) 着脱式ramカ−ドの電源制御インタフエ−ス回路
JPS61220054A (ja) 情報処理システムの構成確認方式
JPH067379B2 (ja) ダイレクト・メモリ・アクセス・コントロ−ル回路
JPH0350250U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0222753A (ja) マイクロコンピュータシステム
KR920010334B1 (ko) 은행터미널 루프 제어시스템
JPS63268053A (ja) バス制御装置
JPH0444150A (ja) ラップトップコンピュータシステム
JPH0522248B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS63127361A (ja) デ−タ処理装置
JPS6339025A (ja) プリンタのパラレルインタフエ−ス回路
JPS6329869A (ja) 拡張バス制御装置
JPH05120204A (ja) Dma制御回路
JPS63261451A (ja) マルチポ−トメモリコントロ−ラ