JPS60103655A - 半導体装置およびその製造方法 - Google Patents

半導体装置およびその製造方法

Info

Publication number
JPS60103655A
JPS60103655A JP58210811A JP21081183A JPS60103655A JP S60103655 A JPS60103655 A JP S60103655A JP 58210811 A JP58210811 A JP 58210811A JP 21081183 A JP21081183 A JP 21081183A JP S60103655 A JPS60103655 A JP S60103655A
Authority
JP
Japan
Prior art keywords
aluminum
wiring
bonding pad
semiconductor device
alloy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58210811A
Other languages
English (en)
Inventor
Izumi Tezuka
手塚 泉
Shigeo Ishii
石井 重雄
Toru Inaba
稲葉 透
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58210811A priority Critical patent/JPS60103655A/ja
Priority to KR1019840006945A priority patent/KR850004175A/ko
Priority to GB08428394A priority patent/GB2149574A/en
Publication of JPS60103655A publication Critical patent/JPS60103655A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53219Aluminium alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/0347Manufacturing methods using a lift-off mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • H01L2224/05558Shape in side view conformal layer on a patterned surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4807Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • H01L2224/48453Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01042Molybdenum [Mo]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔技術分野〕 本発明は半導体装置におけるアルミニウム配線の耐湿性
向上技術に関するものである。
〔背景技術〕
現在のIC(半導体集積回路)の配線材料には、主体と
してアルミニウムが用いられ、これが単層又は多層とし
て基体上に形成されている。
ところで純アルミニウムは水等圧対して短期間に粒界形
腐食を起しやすぐ、又、アルミ;ラムの基体シIJ :
lンへの拡散による接合部のアロイヒツトを生じる等の
問題があり、アルミニウム中に数%程度のシリコンを含
有させたAA’−8i合金が使用されている。
さらにマイクレージョン対策として本発明者においテハ
、アルミニウム中にシリコンや銅を含有させたAl−8
i −Cu や、アルミニウムにニッケルな含有させた
A 1−Ni合金を配線材料として用いることを検討し
、それぞれに効果をあげている。
しかし、A l−Ni合金の場合、アルミニウム配線の
表面にニッケルをイオン打込みし、熱処理することによ
り形成でき、アルミニウムに比して耐食性が数倍も向上
するが、その反面、配線の硬度も高くなり、特にワイヤ
ポンディングパッド部ではボンディング時の高温化のた
め表面硬度が高くなり、現在のボンディング条件では不
圧着率が犬きくなることが問題となっているということ
が本発明者によってあきらかとされた。
〔発明の目的〕
本発明は上記の問題を解決するためになされたものであ
り、その目的とするところは、ボンディング不圧着不良
をなくし、しかも耐湿性の高い配線構造をもつ半導体装
置を提供することにある。
本発明の前記ならびにそのほかの目的と新規な特徴は、
本明細書の記述および添付図面からあきらかになるであ
ろう。
〔発明の概要〕
本願において開示される発明のうち代表的なものの概要
を簡単に説明すれば、下記のとおりである。
すなわち、シリコン基体上にアルミニウムからなる配線
が形成され、この配線の一部がワイヤポンディングパッ
ド部となっている半導体装置であって、上記ワイヤポン
ディングパッド以外のアルミニウム配線に対しニッケル
をイオン打込みすることによる耐腐食性処理を施すこと
により、ワイヤポンディングパッド部ではボンディング
性を確保し、それ以外の部分では耐腐食性、耐湿性を向
上させて前記目的を達成する。
〔実施例1〕 第1図は本発明の一実施例を示すものでありで一層配線
構造の半導体装置におけるポンディングパッド部とその
近傍の断面図である。1はシリコン結晶基体で、図示さ
れないがその表面の一部に不純物選択拡散による半導体
素子領域が形成される。2は表面酸化膜(Sin2)、
3はアルきニウム配線で図示されないが配線の他端は前
記半導体素子等に接続されている。4けパッシベーショ
ン用絶縁膜でその一部を窓開し、露出したアルミニウム
面がボンディングパッド部となって金ワイヤ5をワイヤ
ボンディングすることになる。
上記アルミニウム配線3はポンディングパッド部以外の
少なくとも表面部分はニッケルを含むAI!eN1層6
となっている。
上記アルミニウム配線3は純アルミニウムの代りにシリ
コンを含む(2〜5%程度)AAI−8tを用い、ポン
ディングパッド部以外の少なくとも表面部分はニッケル
を含むkl−81−Ni層としてもよい。
第2図乃至第3図はアルミニウム配線の表面にニッケル
を導入するプロセスを断面図により示すものである。
すなわち、第2図において、アルミニウム蒸着、ホトレ
ジストによるバターニングエッチを行ってアルミニウム
配線(又はアルミニウム争シリコン配線)を形成した後
、ポンディングパッドとなる部分にホトレジストマスク
7を形成した状態でニッケル不純物のイオン打込みを行
うことによりニッケルをアルミニウム配線表面より選択
的に導入する。
この後、金ワイヤボンディング工程に入る。このボンデ
ィング工程では350〜400℃の温度が約10秒間加
えられる。この熱処理(または、この後の簡単な熱処理
)を利用することによって、アルミニウム配線(又は、
アルミニウム・シリコン配線)K選択的に導入したニッ
ケルなA7中に拡散させ、AA!−Ni合金(又は、A
7−Ni−81合金)を形成することができる。(第3
図(、)参照)この方法ではボンディング工程で加わる
熱を用いてニッケルを拡散させるため、熱処理工程を別
に設ける必要がなく、プロセスの変更なく、従来の工程
フローでAA!−Ni配線(An−Ni−81配線)を
形成できるという効果が得られる。
また上記方法ではなくアニール処理を行いニッケルをア
ルミニウム配線中に拡散して、部分的にAl−Ni合金
層(又は、Al−81−Ni 合金層)6を形成しても
よい。(第3図(b)参照)〔効果〕 上記実施例1で述べた本発明によれば、アルミニウム配
線(又はシリコン入りアルミニウム配線)においてポン
ディングパッド部以外をAl−Ni合金としていること
により、配線の耐湿性向上を損うことなく、同時にポン
ディングパッド部における金ワイヤの不圧着不良を防止
できる。
なお本発明者の実験によればPCT (高温高湿テス)
)121°CRH100%で純アルミニウム60時間、
シリコン入゛リアルミニウム200時間、ニッケル入り
アルミニウム(又はニッケル入りアルミニウムシリコン
)で1ooo時間の耐湿性効果が得らねた。
また、不純物としてバナジウム(Pd )、 白金(p
tL モリブデン(Mo)等を用いても同様な効果が得
られることが発明者の実験であきらがとされている。
〔実施例2〕 第4図は本発明の他の一実施例を示すものであって、−
増配線構造の半導体装置におけるポンディングパッド部
近傍の断面図である。
同図において、8けアルミニウムにニッケルを含有させ
たAl−Ni合金よりなる配線(又はアルミニウムにシ
リコン及びニッケルを含有させたAA! −Ni−81
合金よりなる配線)である。
9はポンディングパッド部となる純アルミニウム膜(又
はアルミニウムにシリコンを含有させたAA!−81g
)であって、A11−Ni合金よりなる配線の上に部分
的に蒸着したものである。
この純アルミニウム膜等よりなるボンディングパラ1°
9は、パッシベイション膜4を形成し、ポンディングパ
ッドを窓開エッチ後、ポンディングパッド部以外の部分
なホトレジストマスクで覆った状態でアルミニウム等を
蒸着し、その後、ホトレジストマスクとその上の不要の
アルミニウムを除去スる「す7トオフ」技術を利用する
ことにより形成することができる。
〔効果〕
上記実施例2で述べた本発明によれば配m8全体がAJ
−N1(又はA7−Ni−81)から形成されているこ
とにより、耐湿性向上が損われることなく、しかもポン
ディングパッド部では純アルミニウム膜(又はA 13
− S +膜)9を介してワイヤボンディングされた金
ワイヤの不圧着不良を防止することができる。
〔実施例3〕 第5図は本発明のさらに他の一実施例を示すものであっ
て、多層(2層)配線構造の半導体装置におけるポンデ
ィングパッド近傍の断面図である。
同図において、8はAl−Ni合金(又はAl−Ni−
8層合金)よりなる第1層配線、1ltj:層間絶縁膜
で例えばポリイミド系樹脂等がらなり、その一部をスル
ーホールエッチし、この上に純アルミニウム(又はシリ
コン入りアルミニウム)からなる第2層配線12が形成
される。この第2層配線12はポンディングパッド部以
外の部分にニッケル不純物イオン打込みを選択的に行う
ことによりA7−N1合金層】3を形成しである。14
は第2層配線12の上に形成されたパッシベイション膜
で例えばポリイミド系樹脂からなり、その一部をスルー
ホールエッチしてポンディングパッド部を窓開し、金ワ
イヤ5をボンディングすることになる。
〔効果〕
以上実施例3で述べた本発明によれば、第1層配線10
はAl−Ni合金(又はhl−Nl−8+合金)により
形成されていることにより、又、第2増配m12のうち
ポンディングパッド部以外の部分の少なくとも表面はA
J−Ni合金(又はA7−Ni −8i合金)により形
成されていることにより、耐湿性が損われることがなく
、一方、ポンディングパッド部は純AI(又はAJ−8
i)であることによりボンディング不圧着不良を防止で
きる。
以上本発明者によってなされた発明を実施例にもとづき
具体的に説明したが、本発明は上記実施例に限定される
ものではなく、その要旨を逸脱しない範囲で種々変更可
能であることはいう゛までもない。
〔利用分野〕
本発明はアルミニウム配線を有する半導体装置全般に適
用できるものであり、特にポリイミド系有機樹脂をパッ
シベイション膜や層間絶縁膜に使用するアルミニウム多
層配線構造を有する半導体装置に応用して有効である。
以上の説明では主として本発明者によってなされた発明
をその背景となった利用分野である半導体装置の電極形
成技術に適用した場合について説明したが、そねに限定
されるものではなく、たとえば、配線基板における電極
形成技術などに適用できる。
【図面の簡単な説明】
第1図は本発明の一実施例を示すものであって、−増配
線構造をもつ半導体装置の一部断面図である。 第2図、第3図(al、 (b)は第1図に示した半導
体装置の製造プロセスの一部を示す工程断面図である。 第4図は本発明の他の一実施例を示すものであって一層
配線構造をもつ半導体装置の一部断面図である。 第5図は本発明の他の一実施例を示すものであって二層
配線構造をもつ半導体装置の一部断面図である。 に半導体基体、2:半導体酸化膜、3ニアルミニウム(
又はAl−8t )配線、4:パッシベイション膜(ポ
リイミド系樹脂)、5:金ワイヤ、6:AA’−Ni 
(又FiA l −Ni−8i )配線、7:ホトレジ
マスク、8:Al−Ni (又はl −Nl−8i)、
9:ポンディングパッド部(AI又はAl−8+)、1
0:第1層配aChl−Ns又はAJ−Nl−8+)、
11:層間絶縁膜(ポリイミド系樹脂)、12:第2層
配線(ボンディング部)、13:kl−Ni(又はパノ
ーN1−8i)合金属、14:パッシベイション絶縁膜
(ボリイミ第 1 図 第 2 図 第 3 図 (ぬ) (b) 第 4 図 第 5 図

Claims (1)

  1. 【特許請求の範囲】 1、半導体基体の一主面上にアルミニウム又はシリコン
    を含むアルミニウムからなる配線が形成され、この配線
    の一部がワイヤポンディングパッドとなっている半導体
    装置であって、上記ワイヤポンディングパッドの少なく
    とも表面部具外の配線はアルミニウム以外の特定の不純
    物との合金による耐腐食性処理が施されていることを特
    徴とする半導体装置。 2、上記特定の不純物はニッケルである特許請求の範囲
    第1項に記載の半導体装置。 3、上記特定の不純物は、パラジウム、白金、モリブデ
    ンの三種の金属の中から選ばれた一つである特許請求の
    範囲第1項記載の半導体装置。 4、上記特定の不純物はマスクを介してイオン打込みに
    よりアルミニウム配線内に導入されて合金とされている
    特許請求の範囲第1項又は第2項又は第3項に記載の半
    導体装置。 5、 ワイヤポンディングパッド部は上記特定の不純物
    とアルミニウム(又はシリコンを含むアルミニウム)と
    の合金からなる配線の上に上記特定の不純物を含まない
    アルミニウム(又はシリコンを含むアルミニウム)を部
    分的に形成したものである特許請求の範囲第1項又は第
    2項又は第3項に記載の半導体装置。 6、基体の主面上にアルミニウム又はシリコン入りアル
    ミニウムよりなる配線を形成する工程と、前記アルミニ
    ウム配線(又はアルミニウムーシリコン配置!iりのワ
    イヤポンディングパッドとなる部分にホトレジストマス
    クを形成し、前記アルミニウム配線(又はアルミニウム
    ・シリコン配線)に撰択的に特定の不純物を導入する工
    程と、ワイヤポンディングパッドにワイヤをボンディン
    グする工程とを有することを特徴とする半導体装置の製
    造方法。 7、上記特定の不純物は、ニッケルである特許請求の範
    囲第6項記載の半導体装置の製造方法。 8、上記特定の不純物は、パラジウム、白金、モリプデ
    ンの3種の金属の中から選ばれた一つである特許請求の
    範囲第6項記載の半導体装置の製造方法。
JP58210811A 1983-11-11 1983-11-11 半導体装置およびその製造方法 Pending JPS60103655A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP58210811A JPS60103655A (ja) 1983-11-11 1983-11-11 半導体装置およびその製造方法
KR1019840006945A KR850004175A (ko) 1983-11-11 1984-11-06 반도체 장치 및 그 제조 방법
GB08428394A GB2149574A (en) 1983-11-11 1984-11-09 Semiconductor device and process of manufacture thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58210811A JPS60103655A (ja) 1983-11-11 1983-11-11 半導体装置およびその製造方法

Publications (1)

Publication Number Publication Date
JPS60103655A true JPS60103655A (ja) 1985-06-07

Family

ID=16595518

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58210811A Pending JPS60103655A (ja) 1983-11-11 1983-11-11 半導体装置およびその製造方法

Country Status (3)

Country Link
JP (1) JPS60103655A (ja)
KR (1) KR850004175A (ja)
GB (1) GB2149574A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02156646A (ja) * 1988-12-09 1990-06-15 Nec Ic Microcomput Syst Ltd 集積回路装置
US4974052A (en) * 1988-10-14 1990-11-27 Mitsubishi Denki Kabushiki Kaisha Plastic packaged semiconductor device
JP2021150374A (ja) * 2020-03-17 2021-09-27 株式会社東芝 半導体装置および検査装置

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI95535C (fi) * 1991-12-09 1996-02-26 Polar Electro Oy Laite sydänsykkeen mittaukseen

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4974052A (en) * 1988-10-14 1990-11-27 Mitsubishi Denki Kabushiki Kaisha Plastic packaged semiconductor device
JPH02156646A (ja) * 1988-12-09 1990-06-15 Nec Ic Microcomput Syst Ltd 集積回路装置
JP2021150374A (ja) * 2020-03-17 2021-09-27 株式会社東芝 半導体装置および検査装置

Also Published As

Publication number Publication date
GB2149574A (en) 1985-06-12
KR850004175A (ko) 1985-07-01
GB8428394D0 (en) 1984-12-19

Similar Documents

Publication Publication Date Title
EP0111823B1 (en) Compressively stressed titanium metallurgy for contacting passivated semiconductor devices
US5047833A (en) Solderable front metal contact for MOS devices
US6448171B1 (en) Microelectronic fabrication having formed therein terminal electrode structure providing enhanced passivation and enhanced bondability
JPS60103655A (ja) 半導体装置およびその製造方法
JPS58103168A (ja) 半導体装置
JP2000068269A (ja) 半導体装置および半導体装置の製造方法
JP4231580B2 (ja) 半導体装置
DE19954319C1 (de) Verfahren zum Herstellen von mehrschichtigen Kontaktelektroden für Verbindungshalbeiter und Anordnung
JP4137719B2 (ja) 半導体装置の製造方法
JPS63166273A (ja) 縦形半導体装置
JPH06196526A (ja) 半導体装置の製造方法
JPH01318236A (ja) 半導体装置
JPH10284437A (ja) 半導体装置の金属配線層形成方法
JP2756826B2 (ja) 半導体装置及びその製造方法
JP3688335B2 (ja) 半導体集積回路装置およびその製造方法ならびに半導体ウエハ
JPH0648880Y2 (ja) 半導体装置
JPH0328058B2 (ja)
JPS6367751A (ja) 半導体装置
JPS586172A (ja) 半導体装置
JPH04162531A (ja) 半導体装置の製造方法
JPS61224415A (ja) 半導体装置の製造方法
JPS6015150B2 (ja) 半導体装置の製法
JPH03295242A (ja) 半導体装置
JPS6123343A (ja) 半導体集積回路装置の製造方法
JPH033270A (ja) 半導体装置