JPS60100807U - Control device using microcomputer - Google Patents
Control device using microcomputerInfo
- Publication number
- JPS60100807U JPS60100807U JP19269983U JP19269983U JPS60100807U JP S60100807 U JPS60100807 U JP S60100807U JP 19269983 U JP19269983 U JP 19269983U JP 19269983 U JP19269983 U JP 19269983U JP S60100807 U JPS60100807 U JP S60100807U
- Authority
- JP
- Japan
- Prior art keywords
- data
- monitor
- control device
- microcomputer
- reading
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は本考案のクレーム対応図、第2図は本考案に係
るマイクロコンピュータを用いた制御装置の一実施例の
構成を示すブロック図、第3図は同実施例装置における
メモリの構成を示すメモリマツプ、第4図および第5図
は同実施例装置におけるマイクロコンピュータによって
実行される処理の内容を示すフローチャート、第6図は
同実施例装置の使用例を示す模式図、第7図はモニタ装
置の構成の一例を示す回路図、第8図は本考案の制御装
置に使用されるマイクロコンピュータの出力配置の一例
を示す図、第9図は第7図に示したモニタ装置に都ける
モニタデータ表示回路のより詳細な構成を示すブロック
図である。
1・・・・マイクロコンピュータ、4・・・メ毛り回路
1.9・・・コネク″り、12・・・モニタ装置、10
0・・・インバータ回路、200・・・アドレス選択ス
イッチ回 −路、300,500・・・バッファ回
路、400・・・アドレスデコーダ、600・・・D/
A変換回路、700・・・モニタデータ表示回路、80
0・・・出力端子。FIG. 1 is a diagram corresponding to claims of the present invention, FIG. 2 is a block diagram showing the configuration of an embodiment of a control device using a microcomputer according to the present invention, and FIG. 3 is a diagram showing the configuration of a memory in the same embodiment device. 4 and 5 are flowcharts showing the contents of processing executed by the microcomputer in the device of the embodiment, FIG. 6 is a schematic diagram showing an example of how the device of the embodiment is used, and FIG. 7 is a diagram of the monitor. FIG. 8 is a circuit diagram showing an example of the configuration of the device; FIG. 8 is a diagram showing an example of the output arrangement of the microcomputer used in the control device of the present invention; FIG. 9 is a circuit diagram showing an example of the output arrangement of the microcomputer used in the control device of the present invention; FIG. FIG. 2 is a block diagram showing a more detailed configuration of the data display circuit. DESCRIPTION OF SYMBOLS 1...Microcomputer, 4...Metal circuit 1.9...Connection, 12...Monitor device, 10
0...Inverter circuit, 200...Address selection switch circuit, 300,500...Buffer circuit, 400...Address decoder, 600...D/
A conversion circuit, 700...Monitor data display circuit, 80
0...Output terminal.
Claims (1)
ュータを用いた制御装置において:前記制御対象の動作
状態を示す入力データや制御用の出力データ等の制御装
置内部データのうち、外部モニタに必要とされるモニタ
データを読取って、所定のモニタデータ用メモリエリア
に記憶させるモニタデータ記憶手段と: 前記メモリエリア内のモニタデータを読出すモニタデー
タ読出し手段と: 前記読出されたモニタデータを所定の外部モニタ装置へ
供給するための信号として出力するモニタデータ出力手
段とを備えるこ−1とを特徴とするマイクロコンピュー
タを用いた制御装置。[Claims for Utility Model Registration] In a control device using a microcomputer for controlling the operation of a predetermined controlled object: control device internal data such as input data indicating the operating state of the controlled object and output data for control; Among them, a monitor data storage means for reading monitor data required by an external monitor and storing it in a predetermined monitor data memory area; and a monitor data reading means for reading monitor data in the memory area; 1. A control device using a microcomputer, comprising: monitor data output means for outputting the monitored data as a signal for supplying the monitored data to a predetermined external monitor device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19269983U JPS60100807U (en) | 1983-12-14 | 1983-12-14 | Control device using microcomputer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19269983U JPS60100807U (en) | 1983-12-14 | 1983-12-14 | Control device using microcomputer |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS60100807U true JPS60100807U (en) | 1985-07-09 |
Family
ID=30414638
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19269983U Pending JPS60100807U (en) | 1983-12-14 | 1983-12-14 | Control device using microcomputer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60100807U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62144285A (en) * | 1985-12-18 | 1987-06-27 | Meidensha Electric Mfg Co Ltd | Data collecting device |
JPS62144286A (en) * | 1985-12-18 | 1987-06-27 | Meidensha Electric Mfg Co Ltd | Data collecting device |
-
1983
- 1983-12-14 JP JP19269983U patent/JPS60100807U/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62144285A (en) * | 1985-12-18 | 1987-06-27 | Meidensha Electric Mfg Co Ltd | Data collecting device |
JPS62144286A (en) * | 1985-12-18 | 1987-06-27 | Meidensha Electric Mfg Co Ltd | Data collecting device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60100807U (en) | Control device using microcomputer | |
JPS60106680U (en) | electronic game device | |
JPS5996611U (en) | Direct memory access method | |
JPS5810101U (en) | Programming device control device | |
JPS614233U (en) | Image memory access device | |
JPS5847902U (en) | Control mode selection circuit | |
JPS6088385U (en) | display device | |
JPS6020651U (en) | Image display control device | |
JPS60123002U (en) | Function selection circuit | |
JPH01205257A (en) | Integrated circuit | |
JPS60166006U (en) | programmable controller | |
JPS6013591U (en) | display control circuit | |
JPS5881654U (en) | arithmetic processing unit | |
JPS59136687U (en) | Power outage guarantee circuit for display terminal equipment | |
JPS59174645U (en) | Debugging device | |
JPS59186893U (en) | cathode ray tube display device | |
JPS60192021U (en) | Power cutoff control device | |
JPS60145482U (en) | video projector | |
JPS60131056U (en) | Built-in memory LSI | |
JPS5949252U (en) | address control device | |
JPS618354U (en) | Direct memory access device | |
JPS59125800U (en) | Internal memory cell switching type memory element | |
JPS595096U (en) | memory access device | |
JPS60139343U (en) | High speed code conversion circuit | |
JPS59155629U (en) | GPIB type control circuit |